On-Chip Delay Sensor for Environments with Large Temperature Fluctuations

The precision of on-chip delay sensors is degraded by temperature fluctuations, which hinders these sensors from applying to on-line fault predicting and DVFS. We present a novel path delay measuring technique which is immune to large temperature fluctuation. The delay reference are generated by gate biasing temperature compensation devices in which the pull-up and pull-down network are tuned to set the measurement circuit working in temperature insensitive point, thereby eliminating the precision degradation due to temperature variations. Video image scaling IP is used as experimental circuit to validate the effectiveness of the proposed technique. Experimental results show that within temperature range of -55°C to 125°C, the measurement error is reduced from 19.56% to 0.5%, compared with the techniques without temperature resilience.

[1]  David Blaauw,et al.  Statistical Timing Analysis: From Basic Principles to State of the Art , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Kaushik Roy,et al.  A novel on-chip delay measurement hardware for efficient speed-binning , 2005, 11th IEEE International On-Line Testing Symposium.

[3]  Jacob A. Abraham,et al.  On-chip delay measurement for silicon debug , 2004, GLSVLSI '04.

[4]  João Paulo Teixeira,et al.  Adaptive Error-Prediction Flip-flop for performance failure prediction with aging sensors , 2011, 29th VLSI Test Symposium.

[5]  Mark Mohammad Tehranipoor,et al.  Path-RO: A novel on-chip critical path delay measurement under process variations , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[6]  Swarup Bhunia,et al.  Adaptation to Temperature-Induced Delay Variations in Logic Circuits Using Low-Overhead Online Delay Calibration , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[7]  Songwei Pei,et al.  A High-Precision On-Chip Path Delay Measurement Architecture , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Enrico Macii,et al.  Temperature-insensitive synthesis using multi-vt libraries , 2008, GLSVLSI '08.

[9]  Robin Wilson,et al.  Temperature- and Voltage-Aware Timing Analysis , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Katherine Shu-Min Li,et al.  Temperature-aware dynamic frequency and voltage scaling for reliability and yield enhancement , 2009, 2009 Asia and South Pacific Design Automation Conference.

[11]  Songwei Pei,et al.  A Low Overhead On-Chip Path Delay Measurement Circuit , 2009, 2009 Asian Test Symposium.

[12]  Changhae Park,et al.  Reversal of temperature dependence of integrated circuits operating at very low voltages , 1995, Proceedings of International Electron Devices Meeting.

[13]  Saurabh Dighe,et al.  Adaptive Frequency and Biasing Techniques for Tolerance to Dynamic Temperature-Voltage Variations and Aging , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[14]  David Blaauw,et al.  Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation , 2003, MICRO.

[15]  Paul Ampadu,et al.  Exploiting Programmable Temperature Compensation Devices to Manage Temperature-Induced Delay Uncertainty , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  J D Cressler,et al.  Silicon-Germanium as an Enabling Technology for Extreme Environment Electronics , 2010, IEEE Transactions on Device and Materials Reliability.