论文信息 - 30 Gbit/s 1:4 demultiplexer IC using AlGaAs/GaAs HBTs

30 Gbit/s 1:4 demultiplexer IC using AlGaAs/GaAs HBTs

An experimental high speed 1:4 demultiplexer integrated circuit featuring output bit alignment, reduced gate count, and a novel circuit architecture is presented. The experimental circuit features an inherently fast two-stage configuration, with operation at up to 30 Gbit/s demonstrated in an advanced AlGaAs/GaAs heterojunction bipolar technology. The system clock frequency is half the bit rate with only one additional self-generated internal clock necessary.

[1] J. Akagi,et al. Ultrahigh-speed heterojunction bipolar transistor multiplexer/demultiplexer ICs , 1991 .

[2] Eiichi Sano,et al. 46 Gbit/s multiplexer and 40 Gbit/s demultiplexer IC modules using InAlAs/InGaAs/InP HEMTs , 1996 .

[3] Robert G. Swartz. ULTRA-HIGH SPEED MULTIPLEXER/DEMULTIPLEXER ARCHITECTURES , 1990 .

[4] Josef Bock,et al. 46 Gb/s DEMUX, 50 Gb/s MUX, and 30 GHz static frequency divider in silicon bipolar technology , 1996, IEEE J. Solid State Circuits.

[5] D.L. Miller,et al. AlGaAs/GaAs heterojunction bipolar transistors fabricated using a self-aligned dual-lift-off process , 1987, IEEE Electron Device Letters.

[6] Hans-Martin Rein,et al. Monolithic integration of a 5.3 GHz regenerative frequency divider using a standard bipolar technology , 1985 .

[7] J. Hauenschild,et al. 30 Gbit/s multiplexer and demultiplexer ICs in silicon bipolar technology , 1992 .