Fast and accurate quasi-three-dimensional capacitance determination of multilayer VLSI interconnects

A new fast and accurate capacitance determination methodology for intricate multilayer VLSI interconnects is presented. Since a multilayer interconnect structure is too complicated to be directly tractable, it is simplified by investigating charge distributions within the system. The quasi-three-dimensional (3-D) capacitances of the structure are then determined by combining a set of solid-ground-based two-dimensional (2-D) capacitances and shielding effects that can be independently calculated from the simplified structure. The shielding effects due to the neighboring lines of a line can be analytically determined from the given layout dimensions. The solid-ground-based 2-D capacitances can also be quickly computed from the simplified structure. Thus, the proposed capacitance determination methodology is much more cost-efficient than conventional 3-D-based methods. It is shown that the calculated quasi-3-D capacitances have excellent agreement with 3-D field-solver-based results within 5% error.

[1]  Analytically determined quasi-static parameters of shielded or open multiconductor microstrip lines , 1998 .

[2]  Chong-Min Kyung,et al.  Reducing cross-coupling among interconnect wires in deep-submicron datapath design , 1999, DAC '99.

[3]  M. Bohr.  Interconnect scaling-the real limiter to high performance ULSI , 1995, Proceedings of International Electron Devices Meeting.

[4]  Keith A. Jenkins,et al.  Measurement and modeling of on-chip transmission line effects in a 400 MHz microprocessor , 1998, IEEE J. Solid State Circuits.

[5]  Jason Cong,et al.  Analysis and justification of a simple, practical 2 1/2-D capacitance extraction methodology , 1997, DAC.

[6]  D. Kramer,et al.  A 480 MHz RISC microprocessor in a 0.12 /spl mu/m L/sub eff/ CMOS technology with copper interconnects , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[7]  W. Weeks.  Calculation of Coefficients of Capacitance of Multiconductor Transmission Lines in the Presence of a Dielectric Interface , 1970 .

[8]  Armen H. Zemanian,et al.  Three-dimensional capacitance computations for VLSI/ULSI interconnections , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Zhengfan Li,et al.  An efficient solver for the three-dimensional capacitance of the interconnects in high speed digital circuit by the multiresolution method of moments , 1999 .

[10]  P. Yang,et al.  Multilevel metal capacitance models for CAD design synthesis systems , 1992, IEEE Electron Device Letters.

[11]  Alberto L. Sangiovanni-Vincentelli,et al.  Automatic generation of analytical models for interconnect capacitances , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Llanda M. Richardson,et al.  Modeling and extraction of interconnect capacitances for multilayer VLSI circuits , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  H. Fair,et al.  Clocking design and analysis for a 600 MHz Alpha microprocessor , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[14]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[15]  Ching-Yuan Wu,et al.  A novel modeling technique for efficiently computing 3-D capacitances of VLSI multilevel interconnections-BFEM , 1998 .

[16]  S. Kim,et al.  Fast capacitance extraction of general three-dimensional structures , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[17]  Raj Mittra,et al.  A technique for fast calculation of capacitance matrices of interconnect structures , 1998 .

[18]  K.A. Jenkins,et al.  When are transmission-line effects important for on-chip interconnections , 1997, 1997 Proceedings 47th Electronic Components and Technology Conference.