Exploration of area and performance optimized datapath design using realistic cost metrics
暂无分享,去创建一个
[1] John A. Nestor,et al. Data path allocation using an extended binding model , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[2] Pierre G. Paulin,et al. Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] C. D. Gelatt,et al. Optimization by Simulated Annealing , 1983, Science.
[4] Fadi J. Kurdahi,et al. REAL: A Program for REgister ALlocation , 1987, 24th ACM/IEEE Design Automation Conference.
[5] Barry M. Pangrle,et al. A grid-based approach for connectivity binding with geometric costs , 1993, ICCAD '93.
[6] Daniel P. Siewiorek,et al. Automated Synthesis of Data Paths in Digital Systems , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[7] Michael C. McFarland,et al. Incorporating bottom-up design into hardware synthesis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Alice C. Parker,et al. 3D scheduling: high-level synthesis with floorplanning , 1991, 28th ACM/IEEE Design Automation Conference.
[9] Viraphol Chaiyakul,et al. Accurate layout area and delay modeling for system level design , 1992, ICCAD.
[10] Brian W. Kernighan,et al. An efficient heuristic procedure for partitioning graphs , 1970, Bell Syst. Tech. J..