Simultaneous switching noise in on-chip CMOS power distribution networks

Simultaneous switching noise (SSN) has become an important issue in the design of the internal on-chip power distribution networks in current very large scale integration/ultra large scale integration (VLSI/ULSI) circuits. An inductive model is used to characterize the power supply rails when a transient current is generated by simultaneously switching the on-chip registers and logic gates in a synchronous CMOS VLSI/ULSI circuit. An analytical expression characterizing the SSN voltage is presented here based on a lumped inductive-resistive-capacitive RLC model. The peak value of the SSN voltage based on this analytical expression is within 10% as compared to SPICE simulations. Design constraints at both the circuit and layout levels are also discussed based on minimizing the effects of the peak value of the SSN voltage.

[1]  Eby G. Friedman.  High Performance Clock Distribution Networks , 1997, J. VLSI Signal Process..

[2]  William J. Bowhill,et al.  Circuit Implementation of a 300-MHz 64-bit Second-generation CMOS Alpha CPU , 1995, Digit. Tech. J..

[3]  Patrik Larsson,et al.  di/dt Noise in CMOS Integrated Circuits , 1997 .

[4]  Hannu Tenhunen,et al.  Effective power and ground distribution scheme for deep submicron high speed VLSI circuits , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[5]  G.A. Katopis,et al.  Delta-I noise specification for a high-performance computing machine , 1985, Proceedings of the IEEE.

[6]  S. R. Vemuru,et al.  Accurate simultaneous switching noise estimation including velocity-saturation effects , 1996 .

[7]  S. R. Vemuru.  Effects of simultaneous switching noise on the tapered buffer design , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Soha Hassoun,et al.  A 200-MHz 64-bit Dual-Issue CMOS Microprocessor , 1992, Digit. Tech. J..

[9]  Marc Belleville,et al.  Inductance and capacitance analytic formulas for VLSI interconnects , 1996 .

[10]  R. Allmon,et al.  High-performance microprocessor design , 1998, IEEE J. Solid State Circuits.

[11]  Kjell O. Jeppson,et al.  CMOS Circuit Speed and Buffer Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  A. J. Rainal.  Computing inductive noise of CMOS drivers , 1996 .

[13]  Shyh-Chyi Wong,et al.  Interconnection capacitance models for VLSI circuits , 1998 .

[14]  H. Shichman,et al.  Modeling and simulation of insulated-gate field-effect transistor switching circuits , 1968 .

[15]  J. L. Prince,et al.  Effect of CMOS driver loading conditions on simultaneous switching noise , 1994 .

[16]  Syed A. Rizvi.  Analyzing the tolerance and controls on critical dimensions and overlays as prescribed by the National Technology Roadmap for Semiconductors , 1997, Other Conferences.

[17]  D. A. Priore.  Inductance on silicon for sub-micron CMOS VLSI , 1993, Symposium 1993 on VLSI Circuits.

[18]  Takayasu Sakurai,et al.  A simple MOSFET model for circuit analysis , 1991 .

[19]  Eby G. Friedman.  Clock distribution networks in VLSI circuits and systems , 1995 .

[20]  Sam Harrell,et al.  The national technology roadmap for semiconductors and SEMATECH future directions , 1996 .

[21]  Yaochao Yang,et al.  Design for velocity saturated, short-channel CMOS drivers with simultaneous switching noise and switching time considerations , 1996, IEEE J. Solid State Circuits.