A Conversion of Empirical MOS Transistor Model Extracted from 180 nm Technology to EKV3.0 Model using MATLAB

In this paper, the EKV3.0 model used for RF analog designs was validated in all-inversion regions under bias conditions and geometrical effects. A conversion of empirical data of 180nm CMOS process to EKV model was proposed. A MATLAB developed algorithm for parameter extraction was set up to evaluate the basic EKV model parameters. Respecting the substrate, and as long as the source and drain voltages remain constant, the DC currents and gm/ID real transistors ratio can be reconstructed by means of the EKV model with acceptable accuracy even with short channel devices. The results verify that the model takes into account the second order effects such as DIBL and CLM. The sizing of the elementary amplifier was considered in the studied example. The sizing procedure based on gm/ID methodology was described considering a semi-empirical model and an EKV model. The two gave close results.

[1]  Antonios Bazigos,et al.  EKV3.0: An advanced charge based MOS transistor model.A design-oriented MOS transistor compact model , 2006 .

[2]  A.-S. Porret,et al.  Non-quasi-static (NQS) thermal noise modeling of the MOS transistor , 2003, SPIE International Symposium on Fluctuations and Noise.

[3]  Christian C. Enz,et al.  A Short Story of the EKV MOS Transistor Model , 2008, IEEE Solid-State Circuits Newsletter.

[4]  A.-S. Porret,et al.  Non-quasi-static (NQS) thermal noise modelling of the MOS transistor , 2004 .

[5]  Paul Jespers.  The gm/ID Methodology, a sizing tool for low-voltage analog CMOS Circuits: The semi-empirical and compact model approaches , 2009 .

[6]  Christian Enz,et al.  Charge-Based MOS Transistor Modeling: The EKV Model for Low-Power and RF IC Design , 2006 .

[7]  Christian Enz,et al.  An MOS transistor model for RF IC design valid in all regions of operation , 2002 .

[8]  G. Gildenblat,et al.  PSP: An Advanced Surface-Potential-Based MOSFET Model for Circuit Simulation , 2006, IEEE Transactions on Electron Devices.

[9]  Alessandro Girardi,et al.  A tool for automatic design of analog circuits based on gm/I/sub D/ methodology , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[10]  Kazuaki Murakami,et al.  Analog design optimization methodology for ultralow-power circuits using intuitive inversion-level and saturation-level parameters , 2014 .

[11]  Denis Flandre,et al.  A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA , 1996, IEEE J. Solid State Circuits.

[12]  C.C. Enz,et al.  Compact modeling of thermal noise in the MOS transistor , 2005, IEEE Transactions on Electron Devices.

[13]  E. Vittoz,et al.  Charge-Based MOS Transistor Modeling , 2006 .

[14]  A.-S. Porret,et al.  A compact non-quasi-static extension of a charge-based MOS model , 2001 .

[15]  Sergio Bampi,et al.  A Design Methodology Using the Inversion Coefficient for Low-Voltage Low-Power CMOS Voltage References , 2011 .

[16]  Christian Enz,et al.  A Basic Property of MOS Transistors and its Circuit Implications , 2005 .

[17]  Christian Enz,et al.  The EKV 3.0 Compact MOS Transistor Model: Accounting for Deep-Submicron Aspects , 2002 .

[18]  Christian Jesús B. Fayomi,et al.  Design methodology using inversion coefficient for low-voltage low-power CMOS voltage reference , 2010, SBCCI '10.

[19]  Dominique Schreurs,et al.  Transistor level modeling for analog/RF IC design , 2006 .

[20]  J. M. Rochelle,et al.  A CAD methodology for optimizing transistor current and sizing in analog CMOS design , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Carlos Galup-Montoro,et al.  An MOS transistor model for analog circuit design , 1998, IEEE J. Solid State Circuits.

[22]  E. Vittoz,et al.  An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications , 1995 .