High-performance and low-power memory-interface architecture for video processing applications

To improve memory bandwidth and power consumption in video applications, a new memory-interface architecture is proposed. The architecture adopts an array address-translation technique to utilize the fact that video processing algorithms have regular memory-access patterns. Since the translation can minimize the number of overhead cycles needed for row-activations in synchronous DRAM (SDRAM), we can improve the memory bandwidth and energy consumption significantly. The features of SDRAM and memory-access patterns of video processing applications are considered to find a suitable address translation. Compared to the conventional linear translation, experimental results show that the proposed architecture reduces about 89% of row-activations and increases the memory bandwidth by 50%. In addition, the proposed architecture reduces the energy consumption by 30% on the average.

[1]  Nikil D. Dutt,et al.  Low-power memory mapping through reducing address bus activity , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Peter Pirsch,et al.  Architecture and memory requirements for stand-alone and hierarchical MPEG2 HDTV-decoders with synchronous DRAMs , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[3]  Y. Koshikawa,et al.  250 Mbyte/s synchronous DRAM using a 3-stage-pipelined architecture , 1994 .

[4]  H. De Man,et al.  Global communication and memory optimizing transformations for low power signal processing systems , 1994, Proceedings of 1994 IEEE Workshop on VLSI Signal Processing.

[5]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[6]  Nikil D. Dutt,et al.  Memory data organization for improved cache performance in embedded processor applications , 1997, TODE.

[7]  Hugo De Man,et al.  Program transformation strategies for memory size and power reduction of pseudoregular multimedia subsystems , 1998, IEEE Trans. Circuits Syst. Video Technol..

[8]  Alexandru Nicolau,et al.  High-Level synthesis with Synchronous and RAMBUS DRAMs , 1998 .

[9]  Hugo De Man,et al.  Cache conscious data layout organization for embedded multimedia applications , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[10]  In-Cheol Park,et al.  Array address translation for SDRAM-based video processing applications , 1999, Visual Communications and Image Processing.

[11]  Tetsuro Takizawa,et al.  High performance and cost effective memory architecture for an HDTV decoder LSI , 1999, 1999 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings. ICASSP99 (Cat. No.99CH36258).

[12]  Nikil D. Dutt,et al.  Memory organization for improved data cache performance in embedded processors , 1996, Proceedings of 9th International Symposium on Systems Synthesis.