RADAR - reconfigurable analog and digital array for radiation-hardened circuits
暂无分享,去创建一个
[1] T. Calin,et al. Upset hardened memory design for submicron CMOS technology , 1996 .
[2] R. Koga,et al. Application of hardness-by-design methodology to radiation-tolerant ASIC technologies , 2000 .
[3] Carl Ebeling,et al. RaPiD - Reconfigurable Pipelined Datapath , 1996, FPL.
[4] Jih-Jong Wang,et al. SRAM based re-programmable FPGA for space applications , 1999 .
[5] Carl Ebeling,et al. Architecture design of reconfigurable pipelined datapaths , 1999, Proceedings 20th Anniversary Conference on Advanced Research in VLSI.
[6] Paul D. Ezhilchelvan,et al. A Performance Evaluation Study of Pipeline TMR Systems , 1990, IEEE Trans. Parallel Distributed Syst..
[7] H. Saito,et al. SEU resistance in advanced SOI-SRAMs fabricated by commercial technology using a rad-hard circuit design , 2002 .
[8] Carl Ebeling,et al. Mapping applications to the RaPiD configurable architecture , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).
[9] M. Baze,et al. A digital CMOS design technique for SEU hardening , 2000 .
[10] Carl Ebeling,et al. An Emulator for Exploring RaPiD Configurable Computing Architectures , 2001, FPL.