论文信息 - Practical considerations for the design of cascade multi-bit high-frequency /spl Sigma//spl Delta/ modulators

Practical considerations for the design of cascade multi-bit high-frequency /spl Sigma//spl Delta/ modulators

Recommendations are given for efficient design of high-frequency /spl Sigma//spl Delta/ modulators using multi-stage (cascade) multi-bit quantization architectures. These cover from pure architectural aspects to cell design with special emphasis on the impact of circuit imperfections. Conclusions are validated by measurements on a 13-bit 2.2 MS/s prototype fabricated in a 0.7 /spl mu/m CMOS technology.

A. Rodriguez-Vazquez | F. Medeiro | R. del Rio | B. Perez-Verdu

[1] Gabor C. Temes,et al. Oversampling A/D and D/A converters , 1998, 9th European Signal Processing Conference (EUSIPCO 1998).

[2] A. Marques,et al. A 15-bit 2 MHz Nyquist rate ΔΣ ADC in a 1 µm CMOS technology , 1997 .

[3] Belén Pérez-Verdú,et al. Multi-bit cascade /spl Sigma//spl Delta/ modulator for high-speed A/D conversion with reduced sensitivity to DAC errors , 1998 .

[4] Bruce A. Wooley,et al. A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion , 1991 .

[5] R. Schreier,et al. Delta-sigma data converters : theory, design, and simulation , 1997 .

[6] Jan Sevenhans,et al. A/D and D/A conversion for telecommunication , 1999 .

[7] B. Goffart,et al. A CMOS analog front end circuit for an FDM-based ADSL system , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[8] N. Tan,et al. Fourth-order two-stage delta-sigma modulator using both 1 bit and multibit quantisers , 1993 .

[11] Jan Sevenhans,et al. A/D and D/A conversion for telecommunication , 1998 .