A 200 µA duty-cycled PLL for wireless sensor nodes

A duty-cycled PLL operating in burst mode is presented. It is an essential building block of a moderately accurate low-power frequency synthesizer suitable for use in nodes for Wireless Sensor Networks. Once in lock, the PLL's frequency error is less than 0.1% (rms). Fabricated in a baseline 65 nm CMOS process, the PLL occupies 0.19X0.15 mm2 and draws 200 µA from a 1.3-V supply when generating a 1 GHz signal with a duty cycle of 10%.

[1]  A.A. Abidi,et al.  Phase Noise and Jitter in CMOS Ring Oscillators , 2006, IEEE Journal of Solid-State Circuits.

[2]  Kofi A. A. Makinwa,et al.  Impulse based scheme for crystal-less ULP radios , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[3]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[4]  K.S.J. Pister,et al.  An Ultra-Low Power 2.4GHz RF Transceiver for Wireless Sensor Networks in 0.13/spl mu/m CMOS with 400mV Supply and an Integrated Passive RX Front-End , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[5]  Kaamran Raahemifar,et al.  An overview of design techniques for CMOS phase detectors , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[6]  David D. Wentzloff,et al.  A 47pJ/pulse 3.1-to-5GHz All-Digital UWB Transmitter in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  S. Gambini,et al.  A 52 $\mu$ W Wake-Up Receiver With $-$ 72 dBm Sensitivity Using an Uncertain-IF Architecture , 2009, IEEE Journal of Solid-State Circuits.