Design of DC-side wiring structure for high-speed switching operation using SiC power devices

In power electronics circuits, the stray inductance of a bus bar between a DC capacitor and power devices may affect an overvoltage and influence the switching losses under high-speed switching operation. Therefore, it is necessary to design the wiring structure by considering the stray inductance of the bus bar. An inductance map is proposed to clarify the relationship between wiring structure and stray inductance of a DC-side bus bar. The inductance map is drawn using a partial inductance calculation method. In addition, the design procedure of the wiring structure with consideration the stray inductance of the bus bar is shown using the inductance map. This paper makes four types of DC-side bus bars for a buck chopper circuit, and the over voltages under the turn-off switching are discussed by the experiments. The experimental results rated at 500 V, and 70 A for a buck chopper circuit using SiC-MOSFET and SiC-SBD confirm the validity of the design procedure.

[1]  J. Roudet,et al.  Modeling of low inductive busbar connections , 1996 .

[2]  Albert E. Ruehli,et al.  Inductance calculations in a complex integrated circuit environment , 1972 .

[3]  A. Tenconi,et al.  Low stray inductance bus bar design and construction for good EMC performance in power electronic circuits , 2000 .

[4]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[5]  C. Paul.  Inductance: Loop and Partial , 2009 .

[6]  Toshihisa Shimizu,et al.  Identification Method of Parasitic Inductances in a Power Electronics Circuit Board using TDR , 2011 .

[7]  Mineo Tsuji,et al.  A Simplified Calculating Method of Busbar Inductance and Its Application for Stray Resonance Analysis in Inverter DC Link , 1997 .

[8]  Shuai Jiang,et al.  Optimal design of multilevel modular switched-capacitor dc-dc converter , 2011, 2011 IEEE Energy Conversion Congress and Exposition.

[9]  F.C. Lee,et al.  Analytical loss model of power MOSFET , 2006, IEEE Transactions on Power Electronics.

[10]  T.P. Chow,et al.  Integrated flip-chip flex-circuit packaging for power electronics applications , 2004, IEEE Transactions on Power Electronics.

[11]  A. E. Ruehii.  Inductance Calculations in a Complex Integrated Circuit Environment , 2002 .

[12]  Dushan Boroyevich,et al.  Experimental parametric study of the parasitic inductance influence on MOSFET switching characteristics , 2010, The 2010 International Power Electronics Conference - ECCE ASIA -.

[13]  J. Lai,et al.  Characterization of power electronics system interconnect parasitics using time domain reflectometry , 1998, PESC 98 Record. 29th Annual IEEE Power Electronics Specialists Conference (Cat. No.98CH36196).

[14]  K. Takao,et al.  Study on advanced power device performance under real circuit conditions with an exact power loss simulator , 2007, 2007 European Conference on Power Electronics and Applications.

[15]  Keiji Wada,et al.  Design and analysis of a bus bar structure for a medium voltage inverter , 2011, Proceedings of the 2011 14th European Conference on Power Electronics and Applications.