Design and analysis of a low-power high-speed charge-steering based StrongARM comparator

This paper presents an ultra low-power high-speed dynamic comparator. The proposed dynamic comparator is designed and simulated in a 65-nm CMOS technology. It dissipates 7 μW, 21.1 μW from a 0.9-V supply while operating at 1 GHz, 3 GHz sampling clock respectively. Proposed circuit can work up to 14 GHz. Ultra low power consumption is achieved by utilizing charge-steering concept and proper sizing. Monte Carlo simulations show that the input referred offset contribution of the internal devices is negligible compared to the effect of the input devices which results in 3.8 mV offset and 3 mV kick-back noise.

[1]  Behzad Razavi,et al.  A 25 Gb/s 5.8 mW CMOS Equalizer , 2015, IEEE Journal of Solid-State Circuits.

[2]  B. Razavi,et al.  An 8-bit 150-MHz CMOS A/D converter , 1999, IEEE Journal of Solid-State Circuits.

[3]  Eisse Mensink,et al.  A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  Yukihiro Fujimoto,et al.  A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture , 1993 .

[5]  Shahriar Mirabbasi,et al.  A 4-bit 5 GS/s flash A/D converter in 0.18 /spl mu/m CMOS , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[6]  Yong-Bin Kim,et al.  Offset voltage analysis of dynamic latched comparator , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[7]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[8]  Horst Zimmermann,et al.  A 0.12μm CMOS Comparator Requiring 0.5V at 600MHz and 1.5V at 6GHz , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  Reza Lotfi,et al.  Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Horst Zimmermann,et al.  A Comparator With Reduced Delay Time in 65-nm CMOS for Supply Voltages Down to 0.65 V , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Pierluigi Nuzzo,et al.  Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  T. Kobayashi,et al.  A current-mode latch sense amplifier and a static power saving input buffer for low-power architecture , 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.

[13]  Sameh A. Ibrahim,et al.  A low-power high-speed charge-steering ADC-based equalizer for serial links , 2015, 2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS).

[14]  Behzad Razavi,et al.  Charge steering: A low-power design paradigm , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[15]  Sameh Ibrahim,et al.  A 15.5-mW 20-GSps 4-bit charge-steering flash ADC , 2015, 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS).

[16]  Horst Zimmermann,et al.  A 65nm CMOS comparator with modified latch to achieve 7GHz/1.3mW at 1.2V and 700MHz/47µW at 0.6V , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[17]  Yan Huang,et al.  Design and analysis of novel dynamic latched comparator with reduced kickback noise for high-speed ADCs , 2013, 2013 European Conference on Circuit Theory and Design (ECCTD).