Novel low voltage current-mirror sense amplifier based Flip-Flop with reduced delay time

A new current-mirror sense-amplifier based Flip-Flop (CMSA-FF) for ultra-low voltage applications is presented in this paper. The better performance of the proposed Flip-Flop at ultra-low voltage (down to 120mV) can be achieved by reducing the number of stacked transistors from VDD to GND compared to conventional SAFFs. The speed improvement of CMSA-FF is also obtained by reducing the discharging time and the setup time/hold time of the Pulse Generator stage as well as the delay of the Set-Reset (SR) Latch stage. This reduces the clock to output delay time of the CMSA-FF by 56.94 %, and the setup/hold time window smaller and closer to the clock trigger edge. The proposed Flip-Flop is implemented in a 65nm CMOS technology.