Novel low voltage current-mirror sense amplifier based Flip-Flop with reduced delay time
暂无分享,去创建一个
[1] V.G. Oklobdzija,et al. Improved sense-amplifier-based flip-flop: design and measurements , 2000, IEEE Journal of Solid-State Circuits.
[2] Hong-June Park,et al. CMOS sense-amplifier type flip-flop having improved setup/hold margin , 2003 .
[3] Pinaki Mazumder,et al. Design of a new sense amplifier flip-flop with improved power-delay-product , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[4] Lee-Sup Kim,et al. A 200 MHz 13 mm/sup 2/ 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme , 1994 .
[5] Bo Fu,et al. Comparative Analysis of Ultra-Low Voltage Flip-Flops for Energy Efficiency , 2007, 2007 IEEE International Symposium on Circuits and Systems.
[6] T. Kobayashi,et al. A current-mode latch sense amplifier and a static power saving input buffer for low-power architecture , 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.