Extracting functional modules from flattened gate-level netlist

A generic and highly versatile method for extracting functional modules from a flattened gate-level netlist is proposed. The proposed method requires no prior knowledge about the netlist under analysis and is applicable to circuits targeting diverse applications. It is fully automated and employs a highly compact module library containing only single generic model for each common function type with arbitrary data width. Experiment results depict the efficacy of the proposed method and its embodied techniques.

[2]  Travis E. Doom,et al.  Identifying high-level components in combinational circuits , 1998, Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222).

[3]  Farinaz Koushanfar,et al.  A Survey of Hardware Trojan Taxonomy and Detection , 2010, IEEE Design & Test of Computers.

[4]  Bah-Hwee Gwee,et al.  A micropower low-distortion digital class-D amplifier based on an algorithmic pulsewidth modulator , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Ziyad Hanna,et al.  High capacity and automatic functional extraction tool for industrial VLSI circuit designs , 2002, ICCAD 2002.

[6]  Bah-Hwee Gwee,et al.  A highly efficient method for extracting FSMs from flattened gate-level netlist , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[7]  Melvin A. Breuer,et al.  Extraction of a High­level Structural Representation from Circuit Descriptions with Applications to DFT/BIST "Lambda , 1994, 31st Design Automation Conference.

[8]  Murray P. Rosenthal,et al.  Understanding integrated circuits , 1975 .

[9]  John P. Hayes,et al.  Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering , 1999, IEEE Des. Test Comput..

[10]  Carl Ebeling,et al.  SubGemini: Identifying SubCircuits using a Fast Subgraph Isomorphism Algorithm , 1993, 30th ACM/IEEE Design Automation Conference.

[11]  Randal E. Bryant,et al.  Efficient implementation of a BDD package , 1991, DAC '90.

[12]  Nikolay Rubanov,et al.  A High-Performance Subcircuit Recognition Method Based on the Nonlinear Graph Optimization , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  J. Kumagai,et al.  Chip detectives [reverse engineering] , 2000 .