An 8.5–11.5-Gbps SONET Transceiver With Referenceless Frequency Acquisition

An 8.5-11.5-Gbps SONET transceiver with referenceless clock and data recovery (CDR) employing an algorithmic frequency acquisition scheme is presented. Without any training sequence, the frequency acquisition algorithm utilizes a modified digital quadricorrelator frequency detector (M-DQFD) incorporated into an LC-based VCO coarse tuning adjustment. M-DQFD eliminates the dead-zone problem associated with high dispersion and low SNR links. Fabricated in 65-nm CMOS process, the transceiver complies with stringent OC-192 jitter requirements. With a 400- μs acquisition time, the receiver achieves a high-frequency jitter tolerance of 0.58UIpp at 10-mVppd input sensitivity. The transmitter output exhibits a random jitter of 205fsrms. The transceiver occupies 0.97 mm2 and consumes 125 mA at 1.0-V supply voltage.

[1]  G. Idei,et al.  A false-lock-free clock/data recovery PLL for NRZ data using adaptive phase frequency detector , 2003 .

[2]  U. Langmann,et al.  A Si bipolar phase and frequency detector IC for clock extraction up to 8 Gb/s , 1992 .

[3]  Behzad Razavi,et al.  A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase/frequency detector , 2003, IEEE J. Solid State Circuits.

[4]  Mounir Bohsali,et al.  A 10Gb/s NRZ receiver with feedforward equalizer and glitch-free phase-frequency detector , 2009, 2009 Proceedings of ESSCIRC.

[5]  R. Croughwell,et al.  A 52MHz And 155MHz Clock-recovery PLL , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  A. Rezayee,et al.  A 9-16Gb/s clock and data recovery circuit with three-state phase detector and dual-path loop architecture , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[7]  Shen-Iuan Liu,et al.  A 3.125-Gb/s clock and data recovery circuit for the 10-Gbase-LX4 Ethernet , 2004, IEEE Journal of Solid-State Circuits.

[8]  J. Alexander,et al.  Carrier recovery technique for digital phase-modulated signals , 1975 .

[9]  Jae-Yoon Sim,et al.  A 650Mb/s-to-8Gb/s referenceless CDR circuit with automatic acquisition of data rate , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[10]  Y. Weissman,et al.  Optical noise in frequency-periodic networks , 1994 .

[11]  Wei Zhang,et al.  11.3 Gbps CMOS SONET Compliant Transceiver for Both RZ and NRZ Applications , 2011, IEEE J. Solid State Circuits.

[12]  Amr Elshazly,et al.  A 0.5-to-2.5 Gb/s Reference-Less Half-Rate Digital CDR With Unlimited Frequency Acquisition Range and Improved Input Duty-Cycle Error Tolerance , 2011, IEEE Journal of Solid-State Circuits.

[13]  Rong-Jyi Yang,et al.  A 3.125-Gb/s clock and data recovery circuit for the 10-Gbase-LX4 Ethernet , 2004 .

[14]  H. Nosaka,et al.  A 39-to-45-Gbit/s multi-data-rate clock and data recovery circuit with a robust lock detector , 2004, IEEE Journal of Solid-State Circuits.

[15]  Floyd M. Gardner.  Properties of Frequency Difference Detectors , 1985, IEEE Trans. Commun..

[16]  Jri Lee,et al.  A 20Gb/s full-rate linear CDR circuit with automatic frequency acquisition , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[17]  Behzad Razavi.  A 2.5-Gb/s 15-mW clock recovery circuit , 1996 .

[18]  H. Nosaka,et al.  A 39-to-45-Gbit/s multi-data-rate clock and data recovery circuit with a robust lock detector , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[19]  Bo Zhang,et al.  A Fully Integrated 10-Gb/s Receiver With Adaptive Optical Dispersion Equalizer in 0.13-$\mu{\hbox {m}}$ CMOS , 2007, IEEE Journal of Solid-State Circuits.