TESTING OF STUCK AT FAULTS IN REVERSIBLE SEQUENTIAL CIRCUITS USING VERILOG HDL