论文信息 - Backend process optimization for 90 nm high-density ASIC chips

Backend process optimization for 90 nm high-density ASIC chips

Based on the marketing, methodology, and manufacturing requirements of ASIC products, an optimum back-end process for high-density ASIC chips in a 90 nm technology is proposed. The chip size for high-density ASIC chips has stayed roughly constant between 7 and 14 mm on a side. High-density chips are achieved with tight pitch for all routing levels. Optimum performance is obtained with a thinner metal 2 and 3 Cu thickness of 0.25 versus 0.35 /spl mu/m for the higher levels of metal.

[1] Jeffrey A. Davis,et al. A stochastic wire-length distribution for gigascale integration (GSI). I. Derivation and validation , 1998 .

[2] Payman Zarkesh-Ha,et al. Prediction of interconnect fan-out distribution using Rent's rule , 2000, SLIP '00.

[3] P. Zarkesh-Ha,et al. Optimum on-chip power distribution networks for gigascale integration (GSI) , 2001, Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461).