A Wiring-Aware Approach to Minimizing Built-In Self-Test Overhead

This paper describes a built-in self-test (BIST) hardware overhead minimization technique used during a BIST synthesis process. The technique inserts a minimal amount of BIST resources into a digital system to make it fully testable. The BIST resource insertion is guided by the results of symbolic testability analysis. It takes into consideration both BIST register cost and wiring overhead in order to obtain the minimal area designs. A Simulated Annealing algorithm is used to solve the overhead minimization problem. Experiments show that considering wiring area during BIST synthesis results in smaller final designs as compared to the cases when the wiring impact is ignored.

[1]  Zebo Peng,et al.  Estimation and consideration of interconnection delays during high-level synthesis , 1998, Proceedings. 24th EUROMICRO Conference (Cat. No.98EX204).

[2]  Erik Jan Marinissen,et al.  Layout-driven SOC test architecture design for test time and wire length minimization , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[3]  LaNae J. Avra,et al.  ALLOCATION AND ASSIGNMENT IN HIGH-LEVEL SYNTHESIS FOR SELF-TESTABLE DATA PATHS , 1991, 1991, Proceedings. International Test Conference.

[4]  C. Reeves.  Modern heuristic techniques for combinatorial problems , 1993 .

[5]  Atila Alvandpour,et al.  A Wire Capacitance Estimation Technique for Power Consuming Interconnections at High Levels of Abstraction , 1997 .

[6]  Bashir M. Al-Hashimi,et al.  BIST hardware synthesis for RTL data paths based on testcompatibility classes , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Christos A. Papachristou,et al.  A built-in self-testing approach for minimizing hardware overhead , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[8]  Petru Eles,et al.  BIST Synthesis : An Approach to Resource Optimization under Test Time Constraints , 2001 .

[9]  Niraj K. Jha,et al.  A BIST scheme for RTL circuits based on symbolic testabilityanalysis , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Niraj K. Jha,et al.  A BIST scheme for RTL controller-data paths based on symbolic testability analysis , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[11]  Keikichi Tamaru,et al.  A placement driven methodology for high-level synthesis of sub-micron ASIC's , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.