Towards efficient and reliable 300mm 3D technology for wide I/O interconnects

This paper presents the prototype of a 3D circuit with Wide I/O interconnects in a 65nm CMOS node, assembled in a face-to-back integration and reported on a BGA. The process technology carried out for the realization of the bottom die will be presented in both 200mm and 300mm environment. Finally, the 3D assembly will be successfully assessed through electrical and reliability tests, concretising the realism of a 3D technology for future Wide I/O products.

[1]  C. Laviron,et al.  200mm & 300mm Processes & Characterization for Face to Back Flow Chart for Wide I/O , 2012 .

[2]  Kazuta Saito,et al.  Advances of 3M™ wafer support system , 2012, 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International.

[3]  Pascal Ancey,et al.  3D integration demonstration of a wireless product with design partitioning , 2012, 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International.

[4]  M. Pellat,et al.  Silicon Interposer Creation Using Innovative Ultra-Thin Wafer Handling Solutions , 2012 .

[5]  P. Chausse,et al.  Electrical and morphological assessment of via middle and backside process technology for 3D integration , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[6]  P. M. Souare,et al.  Thermal behavior of stack-based 3D ICs , 2012, 2012 4th Electronic System-Integration Technology Conference.