Reliable ALU design with optimized voltage and implementation on 28nm FPGA

In this work 40nm Virtex-6 and 28nm Artix7 is target Device. Xilinx 14.2 ISE is a Design tool, ALU is target Design. In this work, we apply voltage optimization to reduce dynamic power in both 28nm and 40nm technologies. With the help of voltage optimization, there is 93.74%, 93.64%, 93.52%, 93.51% and 93.54% reduction in power on 28nm for range of 1V-0.5V with step size of 0.1V on 100 MHz in comparison to power consumption on 40nm. There is 90.65%, 90.04%, 89.48%, 89.13% 88.99 and 88.88% reduction in power on for range of 1V-0.5V with step size of 0.1V on 1 GHz in comparison to 40nm technology FPGA. There is 69.39 %, 66.78%, 64.81%, 63.38%, 62.47% and 61.92% reduction in power on 28nm technology for range of 1V-0.5V with step size of 0.1V on 10 GHz. 32.86 %, 30.77%, 29.24%, 28.10%, 27.25% and 26.57% power reduction is possible on 28nm technology for range of 1V-0.5V with step size of 0.1V on 100 GHz. If device operating frequency is 1 THz, then 19.28%, 19.05%, 18.79%, 18.48%, 18.14% and 17.74% reduction in power on 28nm technology is possible for range of 1V-0.5V with step size of 0.1V on in comparison to power consumption of 40nm technology. 28nm Technology based FPGA is more power effective FPGA in comparison to 40nm technology based FPGA. On 100 MHz, power reduction is maximum i.e. 93.74%. On 1 THz, it is minimum i.e. 19.28%. Voltage Scaling is able to reduce total power consumption in range of 93.74%-19.28%.

[1]  Li Li,et al.  Activity-driven optimised bus-specific-clock-gating for ultra-low-power smart space applications , 2011, IET Commun..

[2]  Weixun Wang,et al.  PreDVS: Preemptive dynamic voltage scaling for real-time systems using approximation scheme , 2010, Design Automation Conference.

[3]  Kaushik Roy,et al.  Energy-efficient Hardware Architecture and VLSI Implementation of a Polyphase Channelizer with Applications to Subband Adaptive Filtering , 2010, J. Signal Process. Syst..

[4]  Petru Eles,et al.  Simultaneous communication and processor voltage scaling for dynamic and leakage energy reduction in time-constrained systems , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[5]  Zhihua Wang,et al.  Low-voltage and high-speed FPGA I/O cell design in 90nm CMOS , 2009, 2009 IEEE 8th International Conference on ASIC.

[6]  Iris Hui-Ru Jiang,et al.  Pulsed-Latch Replacement Using Concurrent Time Borrowing and Clock Gating , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Houman Homayoun,et al.  Reliability-aware placement in SRAM-based FPGA for voltage scaling realization in the presence of process variations , 2011, 2011 Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[8]  Ram Krishnamurthy,et al.  High-Performance Energy-Efficient Dual-Supply ALU Design , 2006 .

[9]  M. N. Giriprasad,et al.  Design and Modeling of Power Efficient, High Performance 32-bit ALU through Advanced HDL Synthesis , 2010, ICT.

[10]  Manisha Pattanaik,et al.  Drive Strength and LVCMOS Based Dynamic Power Reduction of ALU on FPGA , 2013 .

[11]  Petru Eles,et al.  Quasi-Static Voltage Scaling for Energy Minimization With Time Constraints , 2011, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Viktor K. Prasanna.  Energy-Efficient Computations on FPGAs , 2005, The Journal of Supercomputing.

[13]  Petru Eles,et al.  Quasi-static voltage scaling for energy minimization with time constraints , 2005, Design, Automation and Test in Europe.