Exploiting Double-Barrier MTJs for Energy-Efficient Nanoscaled STT-MRAMs

This paper explores performance and technology-scalability of STT-MRAMs exploiting double-barrier MTJs (DMTJs) as comparatively evaluated with respect to conventional solution based on single-barrier MTJs (SMTJs). The comparative study was carried out at different design abstraction levels: (i) a bitcell-Ievel analysis relying on the use of Verilog-A compact models, and (ii) an architecture-level analysis for various memory sizes. Overall, our simulation results point out that, thanks to the reduced switching currents, DMTJ-based STT-MRAMs allow reducing write latency of about 60% than their SMTJ-based counterparts. This is achieved while assuring lower energy consumption under both write (-40%) and read (-27%) accesses, at the cost of reduced sensing margins.

[1]  Dong Li,et al.  DESTINY: A tool for modeling emerging 3D NVM and eDRAM caches , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[2]  Claudio Serpico,et al.  Analysis of switching times statistical distributions for perpendicular magnetic memories , 2019, Journal of Magnetism and Magnetic Materials.

[3]  R. P. Robertazzi,et al.  Low-current Spin Transfer Torque MRAM , 2017, 2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT).

[4]  Marco Lanuzza,et al.  A Compact Model with Spin-Polarization Asymmetry for Nanoscaled Perpendicular MTJs , 2017, IEEE Transactions on Electron Devices.

[5]  Mario Carpentieri,et al.  Micromagnetic Analysis of Statistical Switching in Perpendicular Magnetic Tunnel Junctions With Double Reference Layers , 2018, IEEE Magnetics Letters.

[6]  J. Nowak,et al.  STT-MRAM with double magnetic tunnel junctions , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[7]  Youguang Zhang,et al.  Compact modeling of high spin transfer torque efficiency double-barrier magnetic tunnel junction , 2017, 2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[8]  Massimo Alioto,et al.  Boosted sensing for enhanced read stability in STT-MRAMs , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[9]  Hui Zhao,et al.  A Scaling Roadmap and Performance Evaluation of In-Plane and Perpendicular MTJ Based STT-MRAMs for High-Density Cache Memory , 2013, IEEE Journal of Solid-State Circuits.

[10]  Mehdi Baradaran Tahoori,et al.  Ultra-Fast and High-Reliability SOT-MRAM: From Cache Replacement to Normally-Off Computing , 2016, IEEE Transactions on Multi-Scale Computing Systems.

[11]  Marco Lanuzza,et al.  Variability-Aware Analysis of Hybrid MTJ/CMOS Circuits by a Micromagnetic-Based Simulation Framework , 2017, IEEE Transactions on Nanotechnology.

[12]  Marco Lanuzza,et al.  Impact of voltage scaling on STT-MRAMs through a variability-aware simulation framework , 2017, 2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).

[13]  Massimo Alioto,et al.  A Variation-Aware Timing Modeling Approach for Write Operation in Hybrid CMOS/STT-MTJ Circuits , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Yiran Chen,et al.  Compact Model of Subvolume MTJ and Its Design Application at Nanoscale Technology Nodes , 2015, IEEE Transactions on Electron Devices.