Latency, Bandwidth and Power Benefits of the SuperCHIPS Integration Scheme

In this paper, we describe the performance and power benefits of our Fine Pitch integration scheme on a Silicon Interconnect Fabric (Si IF). Here we propose a Simple Universal Parallel intERface (SuperCHIPS) protocol enabled by fine pitch dielet to interconnect fabric assembly. We show the dramatic improvements in bandwidth, latency, and power are achievable through our integration scheme where small dielets (1-25 mm2) are attached to a rigid Silicon Interconnect Fabric (Si-IF) at fine interconnect pitch (2-10 μm) and short inter-die distance (50-500 μm) using solderless metal-to-metal thermal compression bonding (TCB). Our simulations show that links in the Si-IF with short wire-lengths (5-25x improvement in data bandwidth. This can improve system performance (>20x) when compared to PCB-style integration and may even approach single die SoC metrics in some cases. Furthermore our protocol is simple and non-proprietary. We show that this scheme enables heterogeneous system integration using a dielet based assembly method and provides significant reduction in design and validation cost.System-level analysis of heterogeneous integration scheme promises power benefits of more than 15% even for very small systems.

[1]  Puneet Gupta,et al.  PROCEED: A pareto optimization-based circuit-level evaluator for emerging devices , 2014, 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC).

[2]  Saptadeep Pal,et al.  Heterogeneous Integration at Fine Pitch (≤ 10 µm) Using Thermal Compression Bonding , 2017, 2017 IEEE 67th Electronic Components and Technology Conference (ECTC).

[3]  Roshan Weerasekera,et al.  Analysis of signal integrity(SI) robustness in through-silicon interposer (TSI) interconnects , 2012, 2012 IEEE 14th Electronics Packaging Technology Conference (EPTC).

[4]  David Z. Pan,et al.  Wire sizing with scattering effect for nanoscale interconnection , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[5]  Daniel Rhee Min Woo,et al.  Process development of multi-die stacking using 20 um pitch micro bumps on large scale dies , 2014, 2014 IEEE 16th Electronics Packaging Technology Conference (EPTC).

[6]  Vasilis F. Pavlidis,et al.  Interconnect design tradeoffs for silicon and glass interposers , 2014, 2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS).

[7]  Paul D. Franzon,et al.  Power comparison of 2D, 3D and 2.5D interconnect solutions and power optimization of interposer interconnects , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[8]  Dennis Sylvester,et al.  Parametric Yield Analysis and Optimization in Leakage Dominated Technologies , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Joungho Kim,et al.  Signal and power integrity design of 2.5D HBM (High bandwidth memory module) on SI interposer , 2016, 2016 Pan Pacific Microelectronics Symposium (Pan Pacific).

[10]  Joe Zhou,et al.  Advanced Heterogeneous Integration of InP HBT and CMOS Si Technologies , 2010, 2010 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS).

[11]  Rao Tummala,et al.  Design and Demonstration of 2.5D Glass Interposers as a Superior Alternative to Silicon Interposers for 28 Gbps Signal Transmission , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[12]  Roger Dettmer.  Brighter prospects for wafer-scale integration , 1986 .

[13]  Chuan Seng Tan,et al.  Low Temperature Wafer-Level Metal Thermo-Compression Bonding Technology for 3D Integration , 2012 .

[14]  Joungho Kim,et al.  Design optimization of high bandwidth memory (HBM) interposer considering signal integrity , 2015, 2015 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS).

[15]  Qi-Jun Zhang,et al.  Yield analysis and optimization of VLSI interconnects in multichip modules , 1993, Proceedings 1993 IEEE Multi-Chip Module Conference MCMC-93.

[16]  David Novo,et al.  Full-System Simulation of big.LITTLE Multicore Architecture for Performance and Energy Exploration , 2016, 2016 IEEE 10th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSOC).

[17]  Jun Fan,et al.  Accurate characterization of PCB transmission lines for high speed interconnect , 2015, 2015 Asia-Pacific Symposium on Electromagnetic Compatibility (APEMC).

[18]  W. R. Eisenstadt,et al.  High-speed VLSI interconnect modeling based on S-parameter measurements , 1993 .

[19]  Rao Tummala,et al.  Modeling, design, and demonstration of 2.5D glass interposers for 16-channel 28 Gbps signaling applications , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[20]  Subramanian S. Iyer,et al.  Heterogeneous Integration for Performance and Scaling , 2016, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[21]  G. Ghione,et al.  Analytical formulas for coplanar lines in hybrid and monolithic MICs , 1984 .

[22]  Rao Tummala,et al.  Ultra-high I/O density glass/silicon interposers for high bandwidth smart mobile applications , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[23]  William Chen,et al.  Heterogeneous integration Roadmap , 2017, 2017 International Conference on Electronics Packaging (ICEP).

[24]  Masum Hossain,et al.  A 40-Gb/s serial link transceiver in 28-nm CMOS technology , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[25]  Rao Tummala,et al.  Signal and power integrity analysis in 2.5D integrated circuits (ICs) with glass, silicon and organic interposer , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[26]  Michael Gschwind,et al.  The IBM Blue Gene/Q Compute Chip , 2012, IEEE Micro.

[27]  J. F. McDonald,et al.  The trials of wafer-scale integration: Although major technical problems have been overcome since WSI was first tried in the 1960s, commercial companies can't yet make it fly , 1984, IEEE Spectrum.

[28]  C. Merckling,et al.  Heterogeneous Integration of InP Devices on Silicon , 2016, 2016 Compound Semiconductor Week (CSW) [Includes 28th International Conference on Indium Phosphide & Related Materials (IPRM) & 43rd International Symposium on Compound Semiconductors (ISCS).

[29]  S.S. Wong,et al.  50-GHz Interconnect Design in Standard Silicon Technology , 1998, 51st ARFTG Conference Digest.

[30]  Ling Zhang,et al.  Design methodology of high performance on-chip global interconnect using terminated transmission-line , 2009, 2009 10th International Symposium on Quality Electronic Design.

[31]  Ling Xie,et al.  6um Pitch High Density Cu-Cu Bonding for 3D IC Stacking , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[32]  U. Gösele,et al.  Heterogeneous Integration of Compound Semiconductors , 2010 .

[33]  R. Tummala,et al.  Accelerated SLID bonding using thin multi-layer copper-solder stack for fine-pitch interconnections , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).