Verification tool for systolic array design
暂无分享,去创建一个
[1] Hon Fung Li,et al. Abstract Specification of Synchronous Data Types for VLSI and Proving the Correctness of Systolic Network Implementations , 1988, IEEE Trans. Computers.
[2] Harry G. Barrow,et al. VERIFY: A Program for Proving Correctness of Digital Hardware Designs , 1984, Artif. Intell..
[3] Rami G. Melhem,et al. A Mathematical Model for the Verification of Systolic Networks , 1984, SIAM J. Comput..
[4] Fumihiro Maruyama. Hardware Verification , 1985, Computer.
[5] W. F. Clocksin. Logic Programming and Digital Circuit Analysis , 1987, J. Log. Program..
[6] Corrado Moiso,et al. Exploiting the Full Power of Logic Plus Functional Programming , 1988, ICLP/SLP.
[7] Martín Abadi,et al. A Timely Resolution , 1986, LICS.
[8] S. Kung,et al. VLSI Array processors , 1985, IEEE ASSP Magazine.
[9] Michael J. C. Gordon,et al. Why higher-order logic is a good formalism for specifying and verifying hardware , 1985 .
[10] M.A. Bayoumi,et al. Systolic temporal arithmetic: a new formalism for specification and verification of systolic arrays , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[11] Ben C. Moszkowski,et al. A Temporal Logic for Multilevel Reasoning about Hardware , 1985, Computer.
[12] Brent Hailpern. Verifying Concurrent Processes Using Temporal Logic , 1982, Lecture Notes in Computer Science.
[13] Leon Sterling,et al. The Art of Prolog , 1987, IEEE Expert.