Space of DRAM Fault Models and Corresponding Testing

DRAMs play an important role in the semiconductor industry, due to their highly dense layout and their low price per bit. This paper presents the first framework of fault models specifically designed to describe the faulty behavior of DRAMs. The fault models in this paper are the outcome of a close collaboration with the industry, and are validated using a detailed. Spice-based analysis of the faulty behavior of real DRAMs. The resulting fault space is then used to derive a couple of new DRAM-specific tests, needed to detect some of the faults in practice

[1]  Said Hamdioui.  Testing Static Random Access Memories: Defects, Fault Models and Test Patterns , 2004 .

[2]  Yervant Zorian,et al.  Minimal March tests for unlinked static faults in random access memories , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[3]  John K. DeBrosse,et al.  The evolution of IBM CMOS DRAM technology , 1995, IBM J. Res. Dev..

[4]  Zaid Al-Ars.  DRAM fault analysis and test generation , 2005 .

[5]  Detlev Richter,et al.  How we test Siemens Embedded DRAM Cores , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[6]  Jörg E. Vollrath.  Tutorial: synchronous dynamic memory test construction-a field approach , 2000, Records of the IEEE International Workshop on Memory Technology, Design and Testing.

[7]  Said Hamdioui.  Testing Static Random Access Memories , 2004 .

[8]  Frans P. M. Beenker,et al.  A realistic fault model and test algorithms for static random access memories , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..