论文信息 - Digital Calibration for a 2-Stage Cyclic Analog-to-Digital Converter Used in a 33-Mpixel 120-fps SHV CMOS Image Sensor - 字舞流文

Digital Calibration for a 2-Stage Cyclic Analog-to-Digital Converter Used in a 33-Mpixel 120-fps SHV CMOS Image Sensor

Shoji Kawahito | Kazuya Kitamura | Toshihisa Watabe | Hiroshi Shimamoto | Tomohiko Kosugi | Hiroshi Ohtake | Tetsuya Hayashida | T. Hayashida | H. Ohtake | K. Kitamura | T. Watabe | T. Kosugi | H. Shimamoto | S. Kawahito

[1] Kazuyuki Aihara,et al. Robust Cyclic ADC Architecture Based on β-Expansion , 2013, IEICE Trans. Electron..

[2] T. Watabe,et al. Digital Calibration Algorithm for 2-Stage Cyclic ADC used in 33-Mpixel 120-fps CMOS Image Sensor , 2013 .

[3] H. Ohtake,et al. A 33-Megapixel 120-Frames-Per-Second 2.5-Watt CMOS Image Sensor With Column-Parallel Two-Stage Cyclic Analog-to-Digital Converters , 2012, IEEE Transactions on Electron Devices.

[4] Shoji Kawahito,et al. A 33Mpixel 120fps CMOS image sensor using 12b column-parallel pipelined cyclic ADCs , 2012, 2012 IEEE International Solid-State Circuits Conference.

[5] K. Isobe,et al. A High-Speed Low-Noise CMOS Image Sensor With 13-b Column-Parallel Single-Ended Cyclic ADCs , 2009, IEEE Transactions on Electron Devices.

[6] Shoji Kawahito,et al. A CMOS Image Sensor Integrating Column-Parallel Cyclic ADCs with On-Chip Digital Error Correction Circuits , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[7] Paul R. Gray,et al. A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[8] Hae-Seung Lee. A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADC , 1994 .