Distinguishable error detection method for Network on Chip

In modern Network-on-Chip (NoC) design, how to guarantee the data correctness from source IP to destination IP becomes an important issue. Error detection can be one of the solutions of this problem. In this paper, a distinguishable error detection method and the corresponding router are proposed to solve the data correctness problem. In the proposed method, the significant or critical data will be checked strictly while the other data will be checked slightly. Simulation results demonstrate that the proposed method not only provides an effective error detection scheme but also has better power-delay product than

[1]  Simon W. Moore,et al.  Low-latency virtual-channel routers for on-chip networks , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..

[2]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[3]  Michael Welzl,et al.  A Fault tolerant mechanism for handling Permanent and Transient Failures in a Network on Chip , 2007, Fourth International Conference on Information Technology (ITNG'07).

[4]  William J. Dally,et al.  A delay model and speculative architecture for pipelined routers , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.

[5]  Luca Benini,et al.  Analysis of error recovery schemes for networks on chips , 2005, IEEE Design & Test of Computers.

[6]  Radu Marculescu,et al.  On-Chip Stochastic Communication , 2003, DATE.

[7]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[8]  Cecilia Metra,et al.  Configurable Error Control Scheme for NoC Signal Integrity , 2007, 13th IEEE International On-Line Testing Symposium (IOLTS 2007).