Initial void chacterization in 30nm wide polycrystalline Cu line using a local sense EM test structure
暂无分享,去创建一个
K. Croes | M. Lofrano | S. Demuynck | Z. Tokei | Yunlong Li | C. J. Wilson | T. Kirimura
[1] X. Federspiel,et al. Extensive analysis of resistance evolution due to electromigration induced degradation , 2008 .
[2] Andrew H. Simon,et al. Effect of liner thickness on electromigration lifetime , 2003 .
[3] C.-K. Hu,et al. Impact of Cu microstructure on electromigration reliability , 2007, 2007 IEEE International Interconnect Technology Conferencee.
[4] K. Croes,et al. Study of void formation kinetics in Cu interconnects using local sense structures , 2011, 2011 International Reliability Physics Symposium.
[5] Valeriy Sukharev,et al. Microstructure effect on EM-induced copper interconnect degradation: Experiment and simulation , 2005 .
[6] Ehrenfried Zschech,et al. Direct evidence of electromigration failure mechanism in dual-damascene Cu interconnect tree structures , 2005 .
[7] Christopher J. Wilson,et al. Synchrotron measurement of the effect of linewidth scaling on stress in advanced Cu/Low-k interconnects , 2009 .
[8] C-K. Hu,et al. In situ study of void growth kinetics in electroplated Cu lines , 2002 .
[9] G. Beyer,et al. Integration and Dielectric Reliability of 30 nm Half Pitch Structures in Aurora® LK HM , 2010 .
[10] A. Oates,et al. Electromigration mechanisms in Cu nano-wires , 2010, 2010 IEEE International Reliability Physics Symposium.
[11] Robert Rosenberg,et al. Electromigration path in Cu thin-film lines , 1999 .