Lossless Frame Memory Compression Using Pixel-Grain Prediction and Dynamic Order Entropy Coding

Power constraints constitute a critical design issue for the portable video codec system, in which the external dynamic random access memory (DRAM) accounts for more than half of the overall system power requirements. With the ultrahigh-definition video specifications, the power consumed by accessing reference frames in the external DRAM has become the bottleneck for the portable video encoding system design. To relieve the dynamic power stresses introduced by the DRAM, a lossless compression algorithm is devised to reduce the external traffic and the memory requirements of reference frames. First, pixel-granularity directional prediction is adopted to decrease the prediction residual energy by 54.1% over the previous horizontal prediction. Second, the dynamic kth-order unary/Exp-Golomb rice coding is applied to accommodate the large-valued prediction residues. With the aforementioned techniques, an average data traffic reduction of 68.5% for the off-chip reference frames is obtained, which consequently reduces the dynamic power requirements of the DRAM by 42.3%. Based on the high data reduction ratio of the proposed compression algorithm, a partition group table-based storage space reduction scheme is provided to improve the utilization of row buffers in the DRAM. Consequently, an additional 14.5% of the DRAM dynamic power can be saved by reducing the number of row buffer activations. In total, a 56.8% decrease in the dynamic power requirements of the external reference frame access can be obtained using our strategies. With TSMC 65-nm CMOS logic technology, our algorithm was implemented in a parallel VLSI architecture based on a compressor and decompressor at the cost of 36.5k and 34.7k, respectively, in terms of gate count. The throughputs of the proposed compressor and decompressor are 1.54 and 0.78 Gpixels/s, which are suitable for quad full high definition (4K) @ 94 frames/s real-time encoding with the level-D reference data reuse scheme.

[1]  Satoshi Goto,et al.  A 530Mpixels/s 4096×2160@60fps H.264/AVC high profile video decoder chip , 2010, 2010 Symposium on VLSI Circuits.

[2]  Yu-Hsuan Lee,et al.  A 6.4 Gbit/s Embedded Compression Codec for Memory-Efficient Applications on Advanced-HD Specification , 2010, IEEE Transactions on Circuits and Systems for Video Technology.

[3]  Dong Li,et al.  A Survey Of Architectural Approaches for Managing Embedded DRAM and Non-Volatile On-Chip Caches , 2015, IEEE Transactions on Parallel and Distributed Systems.

[4]  Ahmed Tamtaoui,et al.  Fast Mode Decision Algorithm for Intra prediction in H.264/AVC Video Coding , 2007 .

[5]  Liang-Gee Chen,et al.  Multimode Embedded Compression Codec Engine for Power-Aware Video Coding System , 2009, IEEE Transactions on Circuits and Systems for Video Technology.

[6]  Sergio Bampi,et al.  Content-adaptive reference frame compression based on intra-frame prediction for multiview video coding , 2013, 2013 IEEE International Conference on Image Processing.

[7]  Changyun Miao,et al.  Memory bandwidth reduction for video decoders based on data arrangements , 2013, 2013 6th International Congress on Image and Signal Processing (CISP).

[8]  Anantha Chandrakasan,et al.  A 249-Mpixel/s HEVC Video-Decoder Chip for 4K Ultra-HD Applications , 2014, IEEE Journal of Solid-State Circuits.

[9]  Shadrokh Samavi,et al.  Near-lossless compression for high frame rate videos , 2013, 2013 21st Iranian Conference on Electrical Engineering (ICEE).

[10]  David Blaauw,et al.  Low-Power High-Throughput LDPC Decoder Using Non-Refresh Embedded DRAM , 2014, IEEE Journal of Solid-State Circuits.

[11]  Bengt Oelmann,et al.  Unary prefixed Huffman coding for a group of quantized generalized Gaussian sources , 2006, IEEE Transactions on Communications.

[12]  Sebastián López,et al.  Performance Evaluation of the H.264/AVC Video Coding Standard for Lossy Hyperspectral Image Compression , 2012, IEEE Journal of Selected Topics in Applied Earth Observations and Remote Sensing.

[13]  Satoshi Goto,et al.  A New Reference Frame Recompression Algorithm and Its VLSI Architecture for UHDTV Video Codec , 2014, IEEE Transactions on Multimedia.

[14]  T. Silva,et al.  FPGA Based Design of CAVLC and Exp-Golomb Coders for H.264/AVC Baseline Entropy Coding , 2007, 2007 3rd Southern Conference on Programmable Logic.

[15]  Archana Nandibewoor,et al.  Entropy coding of H.264/AVC using Exp-Golomb coding and CAVLC coding , 2013, International Conference on Advanced Nanomaterials & Emerging Engineering Technologies.

[16]  Jia Wang,et al.  DaDianNao: A Machine-Learning Supercomputer , 2014, 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture.

[17]  S. Borkar,et al.  A 320 mV 56 μW 411 GOPS/Watt Ultra-Low Voltage Motion Estimation Accelerator in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[18]  Madhukar Budagavi,et al.  Memory Bandwidth and Power Reduction Using Lossy Reference Frame Compression in Video Encoding , 2011, IEEE Transactions on Circuits and Systems for Video Technology.

[19]  Bruno Zatt,et al.  An energy-efficient hardware design for lossless reference frame compression in video coders , 2013, 2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS).

[20]  Gwo-Long Li,et al.  A 135 MHz 542 k Gates High Throughput H.264/AVC Scalable High Profile Decoder , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[21]  Ajay Luthra,et al.  Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[22]  Yibo Fan,et al.  In-Block Prediction-Based Mixed Lossy and Lossless Reference Frame Recompression for Next-Generation Video Encoding , 2015, IEEE Transactions on Circuits and Systems for Video Technology.

[23]  Heiko Schwarz,et al.  Overview of the Scalable Video Coding Extension of the H.264/AVC Standard , 2007, IEEE Transactions on Circuits and Systems for Video Technology.

[24]  Wen Gao,et al.  HEVC Lossless Coding and Improvements , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[25]  K. Ohmori,et al.  A 60 MHz 240 mW MPEG-4 video-phone LSI with 16 Mb embedded DRAM , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[26]  Hyuk-Jae Lee,et al.  A New Frame Recompression Algorithm Integrated with H.264 Video Compression , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[27]  Gary J. Sullivan,et al.  Overview of the High Efficiency Video Coding (HEVC) Standard , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[28]  Youn-Long Lin,et al.  A Hybrid Algorithm for Effective Lossless Compression of Video Display Frames , 2012, IEEE Transactions on Multimedia.

[29]  Satoshi Goto,et al.  An Advanced Hierarchical Motion Estimation Scheme With Lossless Frame Recompression and Early-Level Termination for Beyond High-Definition Video Coding , 2012, IEEE Transactions on Multimedia.

[30]  Bruno Zatt,et al.  An efficient reference frame compression approach for video coding systems , 2014, 2014 IEEE 5th Latin American Symposium on Circuits and Systems.

[31]  Susanto Rahardja,et al.  Fast mode decision algorithm for intraprediction in H.264/AVC video coding , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[32]  Balaram Sinharoy,et al.  POWER7: IBM's next generation server processor , 2010, 2009 IEEE Hot Chips 21 Symposium (HCS).

[33]  K. R. Rao,et al.  High Efficiency Video Coding(HEVC) , 2014 .

[34]  Jae-Hyung Lee,et al.  A 7 Gb/s/pin 1 Gbit GDDR5 SDRAM With 2.5 ns Bank to Bank Active Time and No Bank Group Restriction , 2011, IEEE Journal of Solid-State Circuits.

[35]  Nam Ling,et al.  Lossy and lossless intra coding performance evaluation: HEVC, H.264/AVC, JPEG 2000 and JPEG LS , 2012, Proceedings of The 2012 Asia Pacific Signal and Information Processing Association Annual Summit and Conference.

[36]  Liang-Gee Chen,et al.  Level C+ data reuse scheme for motion estimation with corresponding coding orders , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[37]  Chong-Min Kyung,et al.  A Lossless Embedded Compression Using Significant Bit Truncation for HD Video Coding , 2010, IEEE Transactions on Circuits and Systems for Video Technology.