A Dynamic Scan Chain Reordering for Low-Power VLSI Testing

Low-power electronic circuit design for VLSI (Very Large Scale Integrated) testing is one of key design issues since power consumption is increased dramatically during test operations due to heavy transitions. Scan chain reordering has been one of the efficient low-power test technology to solve this problem. In this paper, we propose a new dynamic scan cell reordering technique that improves power reduction ratios of the traditional static reordering of scan cells. This technique is simple to implement, and can be easily applied to several scan chain based test circuits. Experimental results show that the proposed method can reduce power by up to 23% and 15% of the maximum and average power consumption for ITC99 benchmark circuits.

[1]  Wenlong Wei,et al.  Cost Efficient Methods to Improve Performance of Broadcast Scan , 2008, 2008 17th Asian Test Symposium.

[2]  Katherine Shu-Min Li,et al.  Layout-Aware Scan Chain Reorder for Skewed-Load Transition Test Coverage , 2006, 2006 15th Asian Test Symposium.

[3]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[4]  Kaushik Roy,et al.  A Low-Complexity Scan Reordering Algorithm for Low Power Test-Per-Scan BIST , 2004 .

[5]  C. P. Ravikumar,et al.  A critical-path-aware partial gating approach for test power reduction , 2007, TODE.

[6]  Patrick Girard,et al.  Power driven chaining of flip-flops in scan architectures , 2002, Proceedings. International Test Conference.

[7]  Sudhakar M. Reddy,et al.  Distance restricted scan chain reordering to enhance delay fault coverage , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[8]  Xinli Gu,et al.  A new approach to scan chain reordering using physical design information , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[9]  I. Sen Gupta,et al.  Artificial intelligence approach to test vector reordering for dynamic power reduction during VLSI testing , 2008, TENCON 2008 - 2008 IEEE Region 10 Conference.