OASYS: a framework for analog circuit synthesis

A hierarchically structured framework for analog circuit synthesis is described. This hierarchical structure has two important features: it decomposes the design task into a sequence of smaller tasks with uniform structure, and it simplifies the reuse of design knowledge. Mechanisms are described that select from among alternate design styles and translate performance specifications from one level in the hierarchy to the next lower, more concrete level. A prototype implementation, OASYS, synthesizes sized transistor schematics for CMOS operational amplifiers from performance specifications and process parameters. Measurements from detailed circuit simulation and from actual fabricated analog ICs based on OASYS-synthesized designs demonstrate that OASYS is capable of synthesizing functional circuits. >

[1]  Gerald Jay Sussman,et al.  Heuristic techniques in computer-aided circuit analysis , 1975 .

[2]  Gerald Jay Sussman,et al.  Propagation of constraints applied to circuit synthesis , 1980 .

[3]  Gerald Roylance.  A Simple Model of Circuit Design , 1980 .

[4]  Mario Barbacci,et al.  Instruction set processor specifications (ISPS): The notation and its applications , 1981, IEEE Transactions on Computers.

[5]  D.E. Thomas.  The automatic synthesis of digital systems , 1981, Proceedings of the IEEE.

[6]  Mark Stefik,et al.  Planning with Constraints (MOLGEN: Part 1) , 1981, Artif. Intell..

[7]  Willy Sansen,et al.  The current efficiency of MOS transconductance amplifiers , 1984 .

[8]  Brian C. Williams,et al.  Qualitative Analysis of MOS Circuits , 1984, Artif. Intell..

[9]  M. Yamatake,et al.  A 150W opamp , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  David C. Brown,et al.  Knowledge and Control for a Mechanical Design Expert System , 1986, Computer.

[11]  Alice C. Parker,et al.  A Design Utility Manager: the ADAM Planning Engine , 1986, DAC 1986.

[12]  D.D. Gajski,et al.  An Expert-System Paradigm for Design , 1986, 23rd ACM/IEEE Design Automation Conference.

[13]  Rob A. Rutenbar,et al.  A Prototype Framework for Knowledge-Based Analog Circuit Synthesis , 1987, 24th ACM/IEEE Design Automation Conference.

[14]  Massimo A. Sivilotti,et al.  Real-time visual computations using analog CMOS processing arrays , 1987 .

[15]  S. Cserveny,et al.  An analog expert design system , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[16]  Y. Therasse,et al.  A Switched-capacitor Filter Compiler , 1987 .

[17]  Eric A. Vittoz,et al.  IDAC: an interactive design tool for analog CMOS circuits , 1987 .

[18]  Christopher Tong,et al.  Toward an engineering science of knowledge-based design , 1987, Artif. Intell. Eng..

[19]  B. Hoefflinger,et al.  State of the art in the analog CMOS circuit design , 1987, Proceedings of the IEEE.

[20]  Rob A. Rutenbar,et al.  Automatic layout of custom analog cells in ANAGRAM , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[21]  Carlo H. Séquin,et al.  Automatic layout generation for CMOS operational amplifiers , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[22]  Alberto L. Sangiovanni-Vincentelli,et al.  DELIGHT.SPICE: an optimization-based system for the design of integrated circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  E. Berkcan,et al.  Analog compilation based on successive decompositions , 1988, DAC '88.

[24]  Bing J. Sheu,et al.  Knowledge-based analog circuit synthesis with flexible architecture , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[25]  Rob A. Rutenbar,et al.  Analog circuit synthesis and exploration in OASYS , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[26]  Rob A. Rutenbar,et al.  Analog circuit synthesis for performance in OASYS , 1988, ICCAD 1988.

[27]  J. Trnka,et al.  A Device Level Auto Place And Wire Methodology For Analog And Digital Masterslices , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[28]  Rob A. Rutenbar,et al.  How to automate analog IC designs , 1988, IEEE Spectrum.

[29]  Carver Mead,et al.  Analog VLSI and neural systems , 1989 .

[30]  Rob A. Rutenbar,et al.  ACACIA: the CMU analog design system , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[31]  C. Meixenberger,et al.  Towards an analog system design environment , 1989 .

[32]  Fathey M. El-Turky,et al.  BLADES: an artificial intelligence approach to analog circuit design , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[33]  Rob A. Rutenbar,et al.  OASYS: a framework for analog circuit synthesis , 1989, Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,.

[34]  E. Berkcan,et al.  From analog design description to layout: a new approach to analog silicon compilation , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.