论文信息 - A family of ASIC devices for next generation distributed packet switches with QoS support for IP and ATM

A family of ASIC devices for next generation distributed packet switches with QoS support for IP and ATM

The protocol-independent (/spl pi/) family of ASIC devices, which we present in this paper, allows to build cost-effective IP routers and ATM switches capable of providing sophisticated Quality-of-Service (QoS) guarantees in the form of throughput, delay and jitter to individual flows or to aggregation of flows. The new chipset, which represents the evolution of the widely used ATLANTA chipset, comprises five devices. The devices presented considerable design and verification challenges, due to the complexity and required speed of the desired QoS functionality. To solve these challenges, we devised a number of design techniques, as well as a novel ad-hoc verification approach.

[1] F. M. Chiussi,et al. Low-cost scalable switching solutions for broadband networking: the ATLANTA architecture and chipset , 1997 .

[2] Andrea Francini,et al. Enhanced Weighted Round Robin Schedulers for Bandwidth Guarantees in Packet Networks , 2001, QoS-IP.

[3] K. Kazi,et al. A chipset for scalable QoS-preserving protocol-independent packet switch fabrics , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[4] Andrea Francini,et al. A distributed scheduling architecture for scalable packet switches , 2000, IEEE Journal on Selected Areas in Communications.

[5] Andrea Francini,et al. Advances in Implementing Fair Queueing Schedulers in Broadband Networks , 1999 .

[6] F. M. Chiussi,et al. A low-cost architecture for the implementation of worst-case-fair schedulers in ATM switches , 1998, IEEE GLOBECOM 1998 (Cat. NO. 98CH36250).