Fault injection into SRAM-based FPGAs for the analysis of SEU effects
暂无分享,去创建一个
[1] Luigi Carro,et al. Single Event Upset Mitigation Techniques for SRAM-based FPGAs , 2003 .
[2] M. Caffrey,et al. Correcting single-event upsets through virtex partial configuration , 2000 .
[3] E. Fuller,et al. RADIATION CHARACTERIZATION, AND SEU MITIGATION, OF THE VIRTEX FPGA FOR SPACE-BASED RECONFIGURABLE COMPUTING , 2000 .
[4] Michael Nicolaidis. Time redundancy based soft-error tolerance to rescue nanometer technologies , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).
[5] Paul S. Zuchowski,et al. A hybrid ASIC and FPGA architecture , 2002, ICCAD 2002.
[6] Shahin Toutounchi,et al. FPGA test and coverage , 2002, Proceedings. International Test Conference.
[7] Massimo Violante,et al. Simulation-based analysis of SEU effects in SRAM-based FPGAs , 2004, IEEE Transactions on Nuclear Science.
[8] C. Carmichael,et al. Proton Testing of SEU Mitigation Methods for the Virtex FPGA , 2001 .
[9] Giovanni Squillero,et al. RT-Level ITC'99 Benchmarks and First ATPG Results , 2000, IEEE Des. Test Comput..
[10] E. Normand. Single event upset at ground level , 1996 .