Image Border Management for FPGA Based Filters

Most of the literature on image filtering using FPGAs focuses on the normal case when the window is completely within the image. The exception - when the window is partly off the edge of the image - is rarely considered. If not managed appropriately, handling these exceptions can take up more resources than the main operation. Efficient techniques are presented that manage the image borders by reusing the logic for the standard case. A technique is described for overlapping the priming and flushing phases at the end of row and end of frame that reduce the overhead in time critical applications.

[1]  Charles W. Kurak.  Adaptive histogram equalization: a parallel implementation , 1991, [1991] Computer-Based Medical Systems@m_Proceedings of the Fourth Annual IEEE Symposium.

[2]  Chang Choo,et al.  A real-time bit-serial rank filter implementation using Xilinx FPGA , 2008, Electronic Imaging.

[3]  Vicente Alarcón Aquino,et al.  An FPGA-based architecture for linear and morphological image filtering , 2010, 2010 20th International Conference on Electronics Communications and Computers (CONIELECOMP).

[4]  K. W. Cattermole.  The Fourier Transform and its Applications , 1965 .

[5]  Ronald N. Bracewell,et al.  The Fourier Transform and Its Applications , 1966 .

[6]  Danny Crookes,et al.  A novel FIR filter architecture for efficient signal boundary handling on Xilinx VIRTEX FPGAs , 2003, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003..

[7]  Keshab K. Parhi,et al.  Parallel structures for rank order and stack filters , 1992, [Proceedings] ICASSP-92: 1992 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[8]  Bruce A. Draper,et al.  Accelerated image processing on FPGAs , 2003, IEEE Trans. Image Process..