Characterization of thermal stresses in through-silicon vias for three-dimensional interconnects by bending beam technique

Through-silicon via is a critical element for three-dimensional (3D) integration of devices in multilevel stack structures. Thermally induced stresses in through-silicon vias (TSVs) have raised serious concerns over mechanical and electrical reliability in 3D technology. An experimental technique is presented to characterize thermal stresses in TSVs during thermal cycling based on curvature measurements of bending beam specimens. Focused ion beam and electron backscattering diffraction analyses reveal significant grain growth in copper vias, which is correlated with stress relaxation during the first cycle. Finite element analysis is performed to determine the stress distribution and the effect of localized plasticity and to account for TSV extrusion observed during annealing.

[1]  Arturo O. Cifuentes,et al.  Proceedings - Electronic Components and Technology Conference , 1995 .

[2]  Richard P. Vinci,et al.  Thermal strain and stress in copper thin films , 1995 .

[3]  Subra Suresh,et al.  Stresses, curvatures, and shape changes arising from patterned lines on silicon wafers , 1996 .

[4]  C. Cabral,et al.  Mechanisms for microstructure evolution in electroplated copper thin films near room temperature , 1999 .

[5]  D. Dimiduk,et al.  Sample Dimensions Influence Strength and Crystal Plasticity , 2004, Science.

[6]  Paul S. Ho,et al.  Isothermal stress relaxation in electroplated Cu films. I. Mass transport measurements , 2005 .

[7]  Z. Rahman,et al.  Architectural implications and process development of 3-D VLSI Z-axis interconnects using through silicon vias , 2005, IEEE Transactions on Advanced Packaging.

[8]  S. Thompson,et al.  Uniaxial-process-induced strained-Si: extending the CMOS roadmap , 2006, IEEE Transactions on Electron Devices.

[9]  W. Eccleston,et al.  Mater. Res. Soc. Symp. Proc. , 2006 .

[10]  David C. Miller,et al.  Thermo-mechanical evolution of multilayer thin films: Part I. Mechanical behavior of Au/Cr/Si microcantilevers , 2007 .

[11]  Katsuyuki Sakuma,et al.  Three-dimensional silicon integration , 2008, IBM J. Res. Dev..

[12]  Kin Leong Pey,et al.  A study of thermo-mechanical stress and its impact on through-silicon vias , 2008 .

[13]  J. Schubert,et al.  Thin Solid Films , 2008 .

[14]  C. Selvanayagam,et al.  Nonlinear Thermal Stress/Strain Analyses of Copper Filled TSV (Through Silicon Via) and Their Flip-Chip Microbumps , 2009, IEEE Transactions on Advanced Packaging.

[15]  Suk-kyu Ryu,et al.  Stress-Induced Delamination Of Through Silicon Via Structures , 2011 .

[16]  Suk-kyu Ryu,et al.  Impact of Near-Surface Thermal Stresses on Interfacial Reliability of Through-Silicon Vias for 3-D Interconnects , 2011, IEEE Transactions on Device and Materials Reliability.