A Sliding Memory Plane Array Processor

A mesh-connected single-input multiple-data (SIMD) architecture called a sliding memory plane (SliM) array processor is proposed. Differing from existing mesh-connected SIMD architectures, SliM has several salient features such as a sliding memory plane that provides inter-PE communication during computation. Two I/O planes provide an I/O overlapping capability. Thus, inter-PE communication and I/O overhead can be overlapped with computation. Inter-PE communication time is invisible in most image processing tasks because the computation time is larger than the communication time on SliM. The ability to overlap inter-PE communication with computation, regardless of window size and shape and without using a coprocessor or an on-chip DMA controller is unique to SliM. >

[1]  Massimo Maresca,et al.  Polymorphic-Torus Network , 1989, IEEE Trans. Computers.

[2]  Michael J. B. Duff,et al.  Review of the CLIP image processing system , 1899, AFIPS National Computer Conference.

[3]  T. J. Fountain,et al.  The CLIP7A Image Processor , 1988, IEEE Trans. Pattern Anal. Mach. Intell..

[4]  S. H. Unger,et al.  A Computer Oriented toward Spatial Problems , 1899, Proceedings of the IRE.

[5]  Russ Miller,et al.  Meshes with reconfigurable buses , 1988 .

[6]  Anthony P. Reeves,et al.  A Systematically Designed Binary Array Processor , 1980, IEEE Transactions on Computers.

[7]  J. K. Aggarwal,et al.  A sliding memory array processor for low level vision , 1990, [1990] Proceedings. 10th International Conference on Pattern Recognition.

[8]  Richard M. Brown,et al.  The ILLIAC IV Computer , 1968, IEEE Transactions on Computers.

[9]  Azriel Rosenfeld,et al.  Image processing on MPP: 1 , 1982, Pattern Recognit..

[10]  John R. Nickolls,et al.  The design of the MasPar MP-1: a cost effective massively parallel computer , 1990, Digest of Papers Compcon Spring '90. Thirty-Fifth IEEE Computer Society International Conference on Intellectual Leverage.

[11]  Kenneth E. Batcher,et al.  Design of a Massively Parallel Processor , 1980, IEEE Transactions on Computers.

[12]  Per-Erik Danielsson,et al.  LIPP - a SIMD multiprocessor architecture for image processing , 1983, ISCA '83.

[13]  T. Sudo,et al.  An LSI adaptive array processor , 1983, IEEE Journal of Solid-State Circuits.

[14]  Jake K. Aggarwal,et al.  A sliding memory plane array processor , 1988, Proceedings., 2nd Symposium on the Frontiers of Massively Parallel Computation.

[15]  Jake K. Aggarwal,et al.  Parallel 2-D Convolution on a Mesh Connected Array Processor , 1987, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[16]  W. Daniel Hillis,et al.  The connection machine , 1985 .

[17]  Xiaobo Li,et al.  On the Communication Complexity of Generalized 2-D Convolution on Array Processors , 1989, IEEE Trans. Computers.

[18]  M. Maresca,et al.  Parallel architectures for vision , 1988 .

[19]  Jerry L. Potter.  The Massively Parallel Processor , 1985 .

[20]  W. R. Moore,et al.  Parallel processor array architecture and its implementation in silicon , 1982 .

[21]  J. Gregory,et al.  The SOLOMON Computer , 1963, IEEE Trans. Electron. Comput..

[22]  Bill Ledbetter,et al.  The 68040 integer and floating-point units , 1990, Digest of Papers Compcon Spring '90. Thirty-Fifth IEEE Computer Society International Conference on Intellectual Leverage.

[23]  Jake K. Aggarwal,et al.  A SLIDING MEMORY PLANE ARRAY PROCESSOR FOR LOW LEVEL VISION , 1990 .

[24]  Kenneth E. Batcher,et al.  Bit-Serial Parallel Processing Systems , 1982, IEEE Transactions on Computers.

[25]  Azriel Rosenfeld,et al.  Digital Picture Processing , 1976 .

[26]  Russ Miller,et al.  Mesh Computer Algorithms for Computational Geometry , 1989, IEEE Trans. Computers.