A more efficient triangle rasterization algorithm implemented in FPGA
暂无分享,去创建一个
[1] Dipl.-Ing,et al. Real-time Rendering , 2022 .
[2] Hoi-Jun Yoo,et al. A low-power 3D rendering engine with two texture units and 29-Mb embedded DRAM for 3G multimedia terminals , 2004, IEEE Journal of Solid-State Circuits.
[3] Wanggen Wan,et al. Rasterization of geometric primitive in graphics based on FPGA , 2010, 2010 International Conference on Audio, Language and Image Processing.
[4] Jack Bresenham,et al. Algorithm for computer control of a digital plotter , 1965, IBM Syst. J..
[5] Tomas Akenine-Möller,et al. Graphics for the masses: a hardware rasterization architecture for mobile phones , 2003, ACM Trans. Graph..
[6] Hoi-Jun Yoo,et al. Mobile 3D Graphics SoC: From Algorithm to Chip , 2010 .
[7] Juan Pineda,et al. A parallel algorithm for polygon rasterization , 1988, SIGGRAPH.
[8] Shao-Yi Chien,et al. Universal Rasterizer with edge equations and tile-scan triangle traversal algorithm for graphics processing units , 2009, 2009 IEEE International Conference on Multimedia and Expo.
[9] Bob McNamara,et al. Tiled polygon traversal using half-plane edge functions , 2000, Workshop on Graphics Hardware.