Continuous-time sigma-delta modulators with reduced timing jitter sensitivity based on time delays

A novel continuous time sigma-delta modulator architecture is presented. This architecture employs a noise shaping filter based on time delays, which allows a high speed hardware implementation with transmission lines. This architecture is less sensitive to clock jitter and excess loop delay than the equivalent continuous time modulators based on integrators.