Extraction of MOS VLSI Circuit Models Including Critical Interconnect Parasitics