A Study on High Speed LDPC Decoder Algorithm Based on DVB-S2 Standard

In this paper, we proposed high speed LDPC decoding algorithm based on DVB-S2 standard for applying marine communications in order to multimedia transmission. For implementing the high speed LDPC decoder, HSS algorithm which reduce the iteration numbers without performance degradation is applied. In HSS algorithm, check node update units are update at the same time of bit node update. HSS can be accelerated to the decoding speed because it does not need to separate calculation of the bit nodes, However, check node calculation blocks need many clocks because of just one memory is used. Therefore, this paper proposed partial memory structure in order to reduced the delay and high speed decoder is possible. The results of the simulation, when the max number of iteration set to 30 times, decoding throughput of HSS algorithm is 326 Mbit/s and decoding speed of proposed algorithm is 2.29 Gbit/s. So, decoding speed of proposed algorithm more than 7 times could be obtained compared to the HSS algorithm.

[1]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[2]  Chang-Soo Park,et al.  A novel partially parallel architecture for high-throughput LDPC Decoder for DVB-S2 , 2010, IEEE Transactions on Consumer Electronics.

[3]  Ajay Dholakia,et al.  Efficient implementations of the sum-product algorithm for decoding LDPC codes , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).

[4]  D. Declercq,et al.  A DVB-S2 compliant LDPC decoder integrating the Horizontal Shuffle Scheduling , 2006, 2006 International Symposium on Intelligent Signal Processing and Communications.

[5]  Valentin Savin,et al.  Self-corrected Min-Sum decoding of LDPC codes , 2008, 2008 IEEE International Symposium on Information Theory.

[6]  Radford M. Neal,et al.  Near Shannon limit performance of low density parity check codes , 1996 .

[7]  Vincent Berg,et al.  Low cost LDPC decoder for DVB-S2 , 2006, Proceedings of the Design Automation & Test in Europe Conference.