Preprocessing for analog signal conversion using novel number system

In this paper, a preprocessing architecture for folding Analog-to-Digital converter (ADC) based on a novel Folding Number System (FNS) is presented. The FNS has been developed from optimum symmetrical number system (OSNS). The Dynamic Range (DR) of the FNS preprocessing is twice that proposed for OSNS preprocessing based ADC. It is shown that FNS based ADC uses fewer comparators than that used by OSNS ADC for the same resolution. Moreover, the FNS moduli m"i have one to one correspondence with the Residue Number System (RNS) of moduli 2m"i. The conversion from the symmetrical residues in FNS to binary equivalent is simple compared to that in OSNS.

[1]  Minkyu Song,et al.  Design of a 6-bit 1GSPS fully folded CMOS A/D converter for Ultra Wide Band (UWB) applications , 2008, 2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial.

[2]  R. Roovers,et al.  A 12 b 50 M sample/s cascaded folding and interpolating ADC , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[3]  David Mandelbaum.  MANDELBAUM : ERROR CORRECTION IN RESIDUE ARITHMETIC , 2022 .

[4]  P. A. Ramamoorthy,et al.  A preprocessing architecture for resolution enhancement in high-speed analog-to-digital converters , 1994 .

[5]  Hong Shen,et al.  Adder based residue to binary number converters for (2n-1, 2n, 2n+1) , 2002, IEEE Trans. Signal Process..

[6]  A. Premkumar.  An RNS to binary converter in a three moduli set with common factors , 1995 .

[7]  R. J. van de Plassche,et al.  An 8-b 650-MHz folding ADC , 1992 .

[8]  U. Fiedler,et al.  A high-speed 8 bit A/D converter based on a Gray-code multiple folding circuit , 1979, IEEE Journal of Solid-State Circuits.

[9]  Asad A. Abidi,et al.  Signal folding in A/D converters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Phillip E. Pace,et al.  A folding ADC preprocessing architecture employing a robust symmetrical number system with gray-code properties , 2000 .

[11]  Phillip E. Pace,et al.  Use of the symmetrical number system in resolving single-frequency undersampling aliases , 1997, IEEE Trans. Signal Process..

[12]  Phillip E. Pace,et al.  RSNS-to-Binary Conversion , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  M.N.S. Swamy,et al.  Residue-to-binary number converters for three moduli sets , 1999 .

[14]  Cheng Chen,et al.  A 10-bit 500-MS/s 124-mW Subranging Folding ADC in 0.13 μm CMOS , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[15]  W. Kenneth Jenkins,et al.  Techniques for residue-to-analog conversion for residue-encoded digital filters , 1978 .

[16]  C.A.T. Salama,et al.  An 8-bit 2-Gsample/s folding-interpolating analog-to-digital converter in SiGe technology , 2004, IEEE Journal of Solid-State Circuits.

[17]  Phillip E. Pace,et al.  Optimum analog preprocessing for folding ADCs , 1995 .

[18]  Phillip E. Pace,et al.  An optimum SNS-to-binary conversion algorithm and pipelined field-programmable logic design , 2000 .

[19]  Phillip E. Pace,et al.  High-resolution phase sampled interferometry using symmetrical number systems , 2001 .