Characteristics and Three-Dimensional Integration of MOSFET's in Small-Grain LPCVD Polycrystalline Silicon

Building on nearly two decades of reported results for MOSFET's fabricated in small-grain polycrystalline silicon, a design methodology is developed that yields devices which have low threshold voltage, high drive current, low leakage current, tight parameteric control, and reduced topology, while requiring no nonstandard materials, processes, and tools. Design criteria and device performance are discussed, grain boundary characterization techniques are described, technological issues pertinent to VLSI implementation are investigated, and long-term device reliability is studied. The potential applications of the polysilicon MOSFET's in high-density dRAM and sRAM are explored. The successful implementation of an experimental stacked CMOS 64K static RAM proves the utility of these devices for three-dimensional integration in a VLSI environment.

[1]  E. Demoulin,et al.  ST-CMOS (Stacked Transistors CMOS): A double-poly-NMOS-compatible CMOS technology , 1981, 1981 International Electron Devices Meeting.

[2]  S.D.S. Malhi,et al.  Stacked CMOS SRAM cell , 1983, IEEE Electron Device Letters.

[3]  Theodore I. Kamins,et al.  Field-effects in polycrystalline-silicon films , 1972 .

[4]  J.E. Leiss,et al.  Edge-defined self-alignment of submicrometer overlaid devices , 1984, IEEE Electron Device Letters.

[5]  H. Morel,et al.  Field effect in large grain polycrystalline silicon , 1983, IEEE Transactions on Electron Devices.

[6]  J.D. Meindl,et al.  Modeling and optimization of monolithic polycrystalline silicon resistors , 1981, IEEE Transactions on Electron Devices.

[7]  Ping Yang,et al.  SPICE Modeling for Small Geometry MOSFET Circuits , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  H. Shichijo,et al.  p-Channel MOSFET's in LPCVD PolySilicon , 1983, IEEE Electron Device Letters.

[9]  H. Shichijo.  A re-examination of practical scalability limits of n-channel and p-channel MOS devices for VLSI , 1981, 1981 International Electron Devices Meeting.

[10]  J. Seto.  The electrical properties of polycrystalline silicon films , 1975 .

[11]  Krishna C. Saraswat,et al.  Dopant segregation in polycrystalline silicon , 1980 .

[12]  S. W. Depp,et al.  Polysilicon FET devices for large area input/output applications , 1980, 1980 International Electron Devices Meeting.

[13]  E. Grey,et al.  Solute limited grain boundary migration: A rationalisation of grain growth , 1973 .

[14]  P. Chatterjee,et al.  Hydrogen passivation of PolySilicon MOSFET's from a plasma Nitride source , 1984, IEEE Electron Device Letters.

[15]  J. Gibbons,et al.  Arc lamp zone melting and recrystallization of Si films on oxidized silicon substrates , 1982 .

[16]  S. Kohyama,et al.  Variable resistance polysilicon for high density CMOS RAM , 1979, 1979 International Electron Devices Meeting.

[17]  A. N. Khondker,et al.  Theory of conduction in polysilicon: Drift-diffusion approach in crystalline-amorphous-crystalline semiconductor system—Part I: Small signal theory , 1984, IEEE Transactions on Electron Devices.

[18]  M. Geis,et al.  Lateral epitaxy by seeded solidification for growth of single‐crystal Si films on insulators , 1981 .

[19]  J. Tihanyi,et al.  Influence of the floating substrate potential on the characteristics of ESFI MOS transistors , 1975 .

[20]  Hisashi Shichijo,et al.  Effects of grain boundary passivation on the characteristics of p-channel MOSFETs in LPCVD polysilicon , 1983 .

[21]  Hyung-Kyu Lim,et al.  Threshold voltage of thin-film Silicon-on-insulator (SOI) MOSFET's , 1983, IEEE Transactions on Electron Devices.

[22]  C. H. Fa,et al.  The poly-silicon insulated-gate field-effect transistor , 1966 .

[23]  S.S. Wong,et al.  Nitrided-oxides for thin gate dielectrics in MOS devices , 1982, 1982 International Electron Devices Meeting.

[24]  T. Kamins,et al.  Hydrogenation of transistors fabricated in polycrystalline-silicon films , 1980, IEEE Electron Device Letters.

[25]  G. Taylor,et al.  Effects of hot-carrier trapping in n- and p-channel MOSFET's , 1983, IEEE Transactions on Electron Devices.

[26]  T. May,et al.  Alpha-particle-induced soft errors in dynamic memories , 1979, IEEE Transactions on Electron Devices.

[27]  A. Ortiz-Conde,et al.  Effects of grain boundaries on the channel conductance of SOl MOSFET's , 1983, IEEE Transactions on Electron Devices.

[28]  K. Ng,et al.  Effects of grain boundaries on laser crystallized poly-Si MOSFET's , 1981, IEEE Electron Device Letters.

[29]  Katsutoshi Izumi,et al.  C.M.O.S. devices fabricated on buried SiO2 layers formed by oxygen implantation into silicon , 1978 .

[30]  K. Itoh,et al.  An experimental 1Mb DRAM with on-chip voltage limiter , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[31]  J.E.A. Maurits.  SOS wafers—Some comparisons to silicon wafers , 1978, IEEE Transactions on Electron Devices.

[32]  J. Gibbons,et al.  One-gate-wide CMOS Inverter on laser-recrystallized polysilicon , 1980, IEEE Electron Device Letters.

[33]  Giora Yaron,et al.  Capacitance voltage characterization of poly SiSiO2Si structures , 1980 .

[34]  Modeling of Polysilicon Resistors, P-N Junction Diodes and Mosfet's , 1984 .

[35]  Moderate inversion in SOI MOSFET's with grain boundaries , 1983, IEEE Electron Device Letters.

[36]  Characterization of Polycrystalline Silicon MOS Transistors and Its Film Properties. I , 1982 .

[37]  T. Nakamura,et al.  A capacitance coupled bit line cell for Mb level DRAMs , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[38]  K. Aihara,et al.  Glow discharge polycrystalline silicon thin‐film transistors , 1983 .

[39]  E. F. Steigmeier,et al.  High quality polysilicon by amorphous low pressure chemical vapor deposition , 1983 .

[40]  Pallab K. Chatterjee,et al.  dRAM design using the taper-isolated dynamic RAM cell , 1982 .

[41]  J. G. Groot,et al.  Polycrystalline devices in bipolar IC-technology , 1980 .

[42]  J.E. Leiss,et al.  dRAM design using the taper-isolated dynamic RAM cell , 1982, IEEE Transactions on Electron Devices.

[43]  J. F. Gibbons,et al.  Silicon-on-insulator m.o.s.f.e.t.s fabricated on laser-annealed polysilicon on SiO2 , 1979 .

[44]  R.D. Jolly,et al.  A dynamic RAM Cell in recrystallized polysilicon , 1983, IEEE Electron Device Letters.

[45]  P. Chatterjee,et al.  VB-5 comparison of accumulation and inversion mode LPCVD polysilicon MOSFET characteristics for memory applications , 1984, IEEE Transactions on Electron Devices.

[46]  W. Lanford,et al.  The hydrogen content of plasma‐deposited silicon nitride , 1978 .

[47]  E. Irene,et al.  Silicon Oxidation Studies: Morphological Aspects of the Oxidation of Polycrystalline Silicon , 1980 .

[48]  K. Steinhubl.  Design of Ion-Implanted MOSFET'S with Very Small Physical Dimensions , 1974 .

[49]  P.K. Chatterjee,et al.  A fully self-aligned stacked CMOS 64K SRAM , 1984, 1984 International Electron Devices Meeting.

[50]  Stacked transistors CMOS (ST-MOS), an NMOS technology modified to CMOS , 1982 .

[51]  R. Mountain,et al.  Vertical single-gate CMOS inverters on laser-processed multilayer substrates , 1981, 1981 International Electron Devices Meeting.

[52]  C. H. Seager,et al.  Studies of the hydrogen passivation of silicon grain boundaries , 1981 .