Studying the effects of intermittent faults on a microcontroller

Abstract As CMOS technology scales to the nanometer range, designers have to deal with a growing number and variety of fault types. Particularly, intermittent faults are expected to be an important issue in modern VLSI circuits. The complexity of manufacturing processes, producing residues and parameter variations, together with special aging mechanisms, may increase the presence of such faults. This work presents a case study of the impact of intermittent faults on the behavior of a commercial microcontroller. In order to carry out an exhaustive reliability assessment, the methodology used lies in VHDL-based fault injection technique. In this way, a set of intermittent fault models at logic and register transfer abstraction levels have been generated and injected in the VHDL model of the system. From the simulation traces, the occurrences of failures and latent errors have been logged. The impact of intermittent faults has been also compared to that got when injecting transient and permanent faults. Finally, some injection experiments have been reproduced in a RISC microprocessor and compared with those of the microcontroller.

[1]  Alexandre Schmid,et al.  Reliability of Nanoscale Circuits and Systems: Methodologies and Circuit Architectures , 2010 .

[2]  Robert S. Swarz,et al.  Reliable Computer Systems: Design and Evaluation , 1992 .

[3]  James Tschanz,et al.  Parameter variations and impact on circuits and microarchitecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[4]  Babak Falsafi,et al.  Detecting Emerging Wearout Faults , 2007 .

[5]  Johan Karlsson,et al.  Fault injection into VHDL models: the MEFISTO tool , 1994 .

[6]  Pedro J. Gil,et al.  Injecting intermittent faults for the dependability validation of commercial microcontrollers , 2008, 2008 IEEE International High Level Design Validation and Test Workshop.

[7]  Cristian Constantinescu,et al.  Trends and Challenges in VLSI Circuit Reliability , 2003, IEEE Micro.

[8]  J. Stathis Physical and predictive models of ultra thin oxide reliability in CMOS devices and circuits , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).

[9]  Kaushik Roy,et al.  Reliability Implications of Bias-Temperature Instability in Digital ICs , 2009, IEEE Design & Test of Computers.

[10]  Pedro J. Gil,et al.  Searching Representative and Low Cost Fault Models for Intermittent Faults in Microcontrollers: A Case Study , 2010, 2010 IEEE 16th Pacific Rim International Symposium on Dependable Computing.

[11]  Linda S. Milor,et al.  Modeling Low-k Dielectric Breakdown to Determine Lifetime Requirements , 2009, IEEE Design & Test of Computers.

[12]  C. Constantinescu Dependability benchmarking using environmental test tools , 2005 .

[13]  Karthik Pattabiraman,et al.  Comparing the effects of intermittent and transient hardware faults on programs , 2011, 2011 IEEE/IFIP 41st International Conference on Dependable Systems and Networks Workshops (DSN-W).

[14]  Jean Arlat,et al.  Fault Injection for Dependability Validation: A Methodology and Some Applications , 1990, IEEE Trans. Software Eng..

[15]  Pedro J. Gil,et al.  Analysis of the influence of intermittent faults in a microcontroller , 2008, 2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems.