A novel bubble tolerant thermometer-to-binary encoder for flash A/D converter

A thermometer-to-binary encoder, which is suitable for high-speed and low-resolution flash-ADC, is proposed. The encoding scheme can effectively reduce the bubble induced error, by the use of separated one-out-of-N circuit for each bit of binary codes. In comparison with the most commonly adopted Gray-ROM encoder, the proposed method can outperform it by a factor of 2 in the bubble error reduction. The long latency gray-to-binary encoder which limits the total conversion speed can also be removed from the proposed circuit. Two types of implementation circuit including a ROM-based encoder and a fully digital encoder are developed.

[1]  Kyusun Choi,et al.  Fat tree encoder design for ultra-high speed flash A/D converters , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[2]  A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[3]  K. Ola Andersson,et al.  A study of digital decoders in flash analog-to-digital converters , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[4]  K. Uyttenhove,et al.  A 1.8-V 6-bit 1.3-GHz flash ADC in 0.25-μm CMOS , 2003, IEEE J. Solid State Circuits.

[5]  Michel J. Declercq,et al.  A 640 mW high accuracy 8-bit 1 GHz flash ADC encoder , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).