Design and Analysis of Instruction Set Processors