Thermal-Safe Schedule Generation for System-on-Chip Testing

This paper presents a thermal safe test scheduling strategy for System-on-Chip (SoC). While most of the existing strategies rely on some approximate thermal models to avoid the time consuming online thermal simulations, the present work proposes to use a superposition principle-based thermal model, which can estimate the temperature of the cores quite accurately, yet fast, without invoking thermal simulation inside the schedule generation process. The thermal model, along with a window-based peak power model, has been incorporated into a Particle Swarm Optimization (PSO) based meta search technique to generate the test schedules. In contrast to the existing works, the introduction of new SoC benchmarks with detailed information regarding power and floor plan enables us to observe exact thermal behaviors of the cores. Experimental results on these newly proposed benchmarks show the superiority of our thermal model over the existing ones.

[1]  Krishnendu Chakrabarty,et al.  Thermal-Safe Test Scheduling for Core-Based System-on-Chip Integrated Circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Li Shang,et al.  Temperature-aware test scheduling for multiprocessor systems-on-chip , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[3]  David Z. Pan,et al.  PEAKASO: peak-temperature aware scan-vector optimization , 2006, 24th IEEE VLSI Test Symposium.

[4]  Santanu Chattopadhyay,et al.  Window-based peak power model and Particle Swarm Optimization guided 3-dimensional bin packing for SoC test scheduling , 2015, Integr..

[5]  Petru Eles,et al.  Thermal-Aware Test Scheduling for Core-Based SoC in an Abort-on-First-Fail Test Environment , 2009, 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools.

[6]  A. Arulmurugan,et al.  Survey of low power testing of VLSI circuits , 2012, 2012 International Conference on Computer Communication and Informatics.

[7]  Krishnendu Chakrabarty,et al.  Cycle-Accurate Test Power Modeling and Its Application to SoC Test Architecture Design and Scheduling , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Hideo Fujiwara,et al.  Test infrastructure design for core-based system-on-chip under cycle-accurate thermal constraints , 2009, 2009 Asia and South Pacific Design Automation Conference.

[9]  Erik Jan Marinissen,et al.  On using rectangle packing for SOC wrapper/TAM co-optimization , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[10]  Petru Eles,et al.  A heuristic for thermal-safe SoC test scheduling , 2007, 2007 IEEE International Test Conference.

[11]  Igor L. Markov,et al.  Practical slicing and non-slicing block-packing without simulated annealing , 2004, GLSVLSI '04.

[12]  Parameswaran Ramanathan,et al.  Power and Thermal Constrained Test Scheduling Under Deep Submicron Technologies , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Riccardo Poli,et al.  Particle swarm optimization , 1995, Swarm Intelligence.

[14]  H. Fujiwara,et al.  Thermal-Safe Test Access Mechanism and Wrapper Co-optimization for System-on-Chip , 2007, 16th Asian Test Symposium (ATS 2007).

[15]  Kevin Skadron,et al.  HotSpot: a dynamic compact thermal model at the processor-architecture level , 2003, Microelectron. J..

[16]  Vishwani D. Agrawal,et al.  Scheduling tests for VLSI systems under power constraints , 1997, IEEE Trans. Very Large Scale Integr. Syst..