BIFEST: a built-in intermediate fault effect sensing and test generation system for CMOS bridging faults

This paper presents BIFEST, an ATPG system that employs the built-in intermediate voltage test technique in an efficient ATPG process to deal with CMOS bridging faults. Fast and accurate calculations of the intermediate bridging voltages and the variant threshold tolerance margins on a resistive bridging fault model are presented. A PODEM-like, PPSFP-based ATPG process is developed to generate test patterns for faults that are conventionally logic-testable. The remaining faults are then dealt with by special circuits, called built-in intermediate voltage sensors (BIVSs). By this methodology, almost the same fault coverage as that employing IDDQ testing can be achieved with only logic monitoring required.

[1]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[2]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[3]  Thomas M. Storey,et al.  STUCK FAULT AND CURRENT TESTING COMPARISON USING CMOS CHIP TEST , 1991, 1991, Proceedings. International Test Conference.

[4]  Tracy Larrabee,et al.  Generating test patterns for bridge faults in CMOS ICs , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[5]  Hideo Fujiwara,et al.  On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.

[6]  Janak H. Patel,et al.  E-PROOFS: A CMOS bridging fault simulator , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[7]  Michael Harpham.  December , 1855, The Hospital.

[8]  Kuen-Jong Lee,et al.  Built-in intermediate voltage testing for CMOS circuits , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[9]  F. Joel Ferguson.  Physical design for testability for bridges in CMOS circuits , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[10]  Melvin A. Breuer,et al.  Design and test rules for CMOS circuits to facilitate IDDQ testing of bridging faults , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Michel Renovell,et al.  A unified model for inter-gate and intra-gate CMOS bridging fault: the configuration ratio , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).

[12]  John Paul Shen,et al.  Extraction and simulation of realistic CMOS faults using inductive fault analysis , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[13]  Wojciech Maly,et al.  Built-in current testing , 1992 .

[14]  Michael H. Schulz,et al.  Improved deterministic test pattern generation with applications to redundancy identification , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  S. Oostdijk,et al.  Realistic defect coverages of voltage and current tests , 1996, Digest of Papers 1996 IEEE International Workshop on IDDQ Testing.

[16]  S. D. Millman,et al.  Accurate modeling and simulation of bridging faults , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[17]  Kuen-Jong Lee,et al.  Two modeling techniques for CMOS circuits to enhance test generation and fault simulation for bridging faults , 1996, Proceedings of the Fifth Asian Test Symposium (ATS'96).

[18]  T. Gheewala,et al.  CrossCheck: A Cell Based VLSI Testability Solution , 1989, 26th ACM/IEEE Design Automation Conference.

[19]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[20]  Michael H. Schulz,et al.  SOCRATES: a highly efficient automatic test pattern generation system , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Tracy Larrabee,et al.  Bridge Fault Simulation Strategies for CMOS Integrated Circuits , 1993, 30th ACM/IEEE Design Automation Conference.

[22]  Premachandran R. Menon,et al.  A Practical Approach to Fault Simulation and Test Generation for Bridging Faults , 1985, IEEE Transactions on Computers.

[23]  Janak H. Patel,et al.  Fast and accurate CMOS bridging fault simulation , 1993, Proceedings of IEEE International Test Conference - (ITC).

[24]  Janak H. Patel,et al.  E-PROOFS: a CMOS bridging fault simulator , 1992, ICCAD.

[25]  Steven D. Millman,et al.  AN ACCURATE BRIDGING FAULT TEST PATTERN GENERATOR , 1991, 1991, Proceedings. International Test Conference.

[26]  John M. Acken,et al.  Fault Model Evolution For Diagnosis: Accuracy vs Precision , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[27]  Tracy Larrabee,et al.  Test Pattern Generation for Realistic Bridge Faults in CMOS ICs , 1991, 1991, Proceedings. International Test Conference.

[28]  John Paul Shen,et al.  A CMOS fault extractor for inductive fault analysis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[29]  Tracy Larrabee,et al.  Test pattern generation using Boolean satisfiability , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[30]  Michele Favalli,et al.  A probabilistic fault model for 'analog' faults in digital CMOS circuits , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[31]  Antoni Ferré,et al.  I/sub DDQ/ characterization in submicron CMOS , 1997, Proceedings International Test Conference 1997.

[32]  M. Svajda,et al.  Semi-digital off-chip I/sub DDQ/ monitor developments: towards a general-purpose digital current monitor , 1996, Digest of Papers 1996 IEEE International Workshop on IDDQ Testing.

[33]  T. Ghewala.  CrossCheck: A Cell Based VLSI Testability Solution , 1989, DAC.

[34]  Tracy Larrabee,et al.  On evaluating competing bridge fault models for CMOS ICs , 1994, Proceedings of IEEE VLSI Test Symposium.

[35]  Miron Abramovici,et al.  Global cost functions for test generation , 1990, Proceedings. International Test Conference 1990.

[36]  Wojciech Maly,et al.  Built-in current testing-feasibility study , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[37]  Kaushik Roy,et al.  Intrinsic leakage in low power deep submicron CMOS ICs , 1997, Proceedings International Test Conference 1997.

[38]  Trevor York,et al.  Book Review: Principles of CMOS VLSI Design: A Systems Perspective , 1986 .

[39]  Keith Baker.  QTAG: a standard for test fixture based I/sub DDQ//I/sub SSQ/ monitors , 1994, Proceedings., International Test Conference.

[40]  Wojciech Maly,et al.  CMOS bridging fault detection , 1990, Proceedings. International Test Conference 1990.