论文信息 - Flip-flop hardening for space applications

Flip-flop hardening for space applications

The purpose of this work is to design a flip-flop hardened to Single Event Upset (SEU) for space radiation environment. The design hardening technique is based on the use of two D-latch hardened both to static and dynamic SEU by the concepts of high impedance state and nMOS feedback.

T. Monnier | F.M. Roche | G. Cathebras

[1] J. Canaris,et al. SEU hardened memory cells for a CCSDS Reed-Solomon encoder , 1991 .

[2] S. Whitaker,et al. Low power SEU immune CMOS memory circuits , 1992 .

[3] Martin G. Buehler,et al. Bench-level characterization of a CMOS standard-cell D-latch using alpha-particle sensitive test circuits , 1991 .

[4] T. Calin,et al. Upset hardened memory design for submicron CMOS technology , 1996 .

[5] R. Koga,et al. SEU characterization of hardened CMOS SRAMs using statistical analysis of feedback delay in memory cells , 1989 .

[6] M. Baze,et al. Comparison of error rates in combinational and sequential logic , 1997 .

[7] J. A. Zoutendyk,et al. Experimental Evidence for a New Single-Event Upset (SEU) Mode in a CMOS SRAM Obtained from Model Verification , 1987, IEEE Transactions on Nuclear Science.

[8] P. M. O'Neill,et al. Single event upsets for Space Shuttle flights of new general purpose computer memory devices , 1994 .

[9] M. Baze,et al. Attenuation of single event induced pulses in CMOS combinational logic , 1997 .

[10] E. Normand. Single event upset at ground level , 1996 .