A 40-GHz Frequency Divider in 90-nm CMOS Technology

This paper presents the design of a high-speed wide-band frequency divider. The divider core is formed with a low voltage swing current mode logic (CML) structure, which enables high frequency operation at very low power dissipation. The divider exhibits very wide locking range from 4GHz - 41GHz, and it has an input sensitivity of -31dBm at 30GHz. The divider core draws only 750muA from a 1.2V supply. Post layout simulation results in 90-nm CMOS technology are provided

[1]  F.H. Huang,et al.  20 GHz CMOS injection-locked frequency divider with variable division ratio , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[2]  V. Cheung,et al.  A 1-V 2.5-mW 5.2-GHz frequency divider in a 0.35-μm CMOS process , 2003, IEEE J. Solid State Circuits.

[3]  Carlo Samori,et al.  A 15-GHz broad-band ÷2 frequency divider in 0.13-μm CMOS for quadrature generation , 2005 .

[4]  T. Kwasniewski,et al.  New CML latch structure for high speed prescaler design , 2004, Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No.04CH37513).

[5]  A. Rylyakov,et al.  A broadband 44-GHz frequency divider in 90-nm CMOS , 2005, IEEE Compound Semiconductor Integrated Circuit Symposium, 2005. CSIC '05..

[6]  H.C. Luong,et al.  A 1-V 2.5-mW 5.2-GHz frequency divider in a 0.35-/spl mu/m CMOS process , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[7]  Michael M. Green,et al.  High-frequency CML clock dividers in 0.13-/spl mu/m CMOS operating up to 38 GHz , 2005, IEEE Journal of Solid-State Circuits.

[8]  P. Heydari,et al.  A novel 40-GHz flip-flop-based frequency divider in 0.18/spl mu/m CMOS , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[9]  M. Fujishima,et al.  A 44-/spl mu/W 4.3-GHz injection-locked frequency divider with 2.3-GHz locking range , 2005, IEEE Journal of Solid-State Circuits.

[10]  Jri Lee,et al.  A 40-GHz frequency divider in 0.18-/spl mu/m CMOS technology , 2004, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[11]  Andreas Thiede,et al.  18 GHz low-power CMOS static frequency divider , 2003 .

[12]  Michael M. Green,et al.  High-Frequency CML Clock Dividers in 0 . 13-m CMOS Operating Up to 38 GHz , 2005 .

[13]  Kiat Seng Yeo,et al.  1 V 10 GHz CMOS frequency divider with low power consumption , 2004 .

[14]  S. Pellerano,et al.  Phase noise in digital frequency dividers , 2004, IEEE Journal of Solid-State Circuits.

[15]  C.E. Saavedra,et al.  A microwave frequency divider using an inverter ring and transmission gates , 2005, IEEE Microwave and Wireless Components Letters.

[16]  A. Fard,et al.  A novel 18 GHz 1.3 mW CMOS frequency divider with high input sensitivity , 2005, International Symposium on Signals, Circuits and Systems, 2005. ISSCS 2005..