Low cost and high throughput FME interpolation for the HEVC emerging video coding standard

The new demands for high resolution digital video applications are pushing the development of new techniques in the video coding area. This paper presents the hardware design of the sub-pixel interpolator for the Fractional Motion Estimation algorithm defined by the HEVC emerging standard. Based on evaluations using the HEVC reference software, a strategy was defined to be used in the architectural design. The designed architecture was described in VHDL and synthesized for Altera FPGAs. The hardware designed presents interesting results in terms of performance, being able to process QFHD videos (3840×2160 pixels) in real time.

[1]  Youn-Long Lin,et al.  High Performance Fractional Motion Estimation and Mode Decision for H.264/AVC , 2006, 2006 IEEE International Conference on Multimedia and Expo.

[2]  Ilker Hamzaoglu,et al.  An Efficient Hardware Architecture for Quarter-Pixel Accurate H.264 Motion Estimation , 2007, 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007).

[3]  Satoshi Goto,et al.  An optimized MC interpolation architecture for HEVC , 2012, 2012 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP).

[4]  Yongdong Zhang,et al.  High Efficiency Video Coding: High Efficiency Video Coding , 2014 .

[5]  Ilker Hamzaoglu,et al.  A High Performance Hardware Architecture for Half-Pixel Accurate H.264 Motion Estimation , 2006, 2006 IFIP International Conference on Very Large Scale Integration.

[6]  Iain E. G. Richardson,et al.  H.264 and MPEG-4 Video Compression: Video Coding for Next-Generation Multimedia , 2003 .

[7]  K. R. Rao,et al.  High Efficiency Video Coding(HEVC) , 2014 .

[8]  Xuemin Chen,et al.  Video coding using the H.264/MPEG-4 AVC compression standard , 2004, Signal Process. Image Commun..