100Gb/s ethernet chipsets in 65nm CMOS technology

This paper presents a complete design of 100GbE chipsets including gearbox TX/RX, LDD and TIA/LA arrays. Figure 7.3.1 shows the architecture, where 10×10Gb/s input data is serialized into 4×25Gb/s bit stream by a 10:4 serializer (i.e., gearbox TX). A 4-element LDD array subsequently drives 4 laser diodes, emitting 850nm light into 4 multimode fibers (MMFs). After traveling over 100m, these optical signals are captured and transformed into electrical domain by means of photo diodes (PDs) and a TIA/LA array. A 4:10 deserializer (gear-box RX) recovers the clock and data, and restores the data sequences into 10×10Gb/s outputs. In applications, gearbox TRX and optical frontends (i.e., LDD and TIA/LA arrays) may be separated by several inches in order to fulfill system-level integration.

[1]  Shinji Nishimura,et al.  A 10:4 MUX and 4:10 DEMUX Gearbox LSI for 100-Gigabit Ethernet Link , 2011, IEEE Journal of Solid-State Circuits.

[2]  Jri Lee,et al.  A 20Gb/s full-rate linear CDR circuit with automatic frequency acquisition , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Alexander V. Rylyakov,et al.  25Gb/s 3.6pJ/b and 15Gb/s 1.37pJ/b VCSEL-based optical links in 90nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[4]  Jri Lee,et al.  Subharmonically injection-locked PLLs for ultra-low-noise clock generation , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  Shinji Nishimura,et al.  A 25-Gb/s 2.2-W optical transceiver using an analog FE tolerant to power supply noise and redundant data format conversion in 65-nm CMOS , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[6]  Jri Lee,et al.  A 2×25Gb/s deserializer with 2∶5 DMUX for 100Gb/s ethernet applications , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[7]  Jri Lee,et al.  A 21-Gb/s 87-mW transceiver with FFE/DFE/linear equalizer in 65-nm CMOS technology , 2009, 2009 Symposium on VLSI Circuits.